OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [branches/] [DEV_SYBREON/] [rtl/] [verilog/] [aeMB2_idmx.v] - Diff between revs 81 and 82

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 81 Rev 82
Line 1... Line 1...
/* $Id: aeMB2_idmx.v,v 1.3 2007-12-13 20:12:11 sybreon Exp $
/* $Id: aeMB2_idmx.v,v 1.4 2007-12-13 21:25:41 sybreon Exp $
**
**
** AEMB2 INSTRUCTION DECODE MUX
** AEMB2 INSTRUCTION DECODE MUX
**
**
** Copyright (C) 2004-2007 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
** Copyright (C) 2004-2007 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
**
**
Line 123... Line 123...
        /*AUTORESET*/
        /*AUTORESET*/
        // Beginning of autoreset for uninitialized flops
        // Beginning of autoreset for uninitialized flops
        rALU_OF <= 3'h0;
        rALU_OF <= 3'h0;
        // End of automatics
        // End of automatics
     end else if (ena_i) begin
     end else if (ena_i) begin
 
        /*
 
        rALU_OF <= #1
 
                   (fSKIP) ? 3'o1 : // NOP
 
                   (fBRA | fMOV) ? 3'o3 :
 
                   (fSFT) ? 3'o2 :
 
                   (fLOG) ? 3'o1 :
 
                   (fMUL) ? 3'o4 :
 
                   (fBSF) ? 3'o5 :
 
                   3'o0;
 
         */
        rALU_OF <= #1
        rALU_OF <= #1
                   (fSKIP) ? 3'o1 : // NOP
                   (fSKIP) ? 3'o1 : // NOP
                   (fBRA | fMOV) ? 3'o3 :
                   (fBRA | fMOV) ? 3'o1 :
                   (fSFT) ? 3'o2 :
                   (fSFT) ? 3'o1 :
                   (fLOG) ? 3'o1 :
                   (fLOG) ? 3'o1 :
                   (fMUL) ? 3'o4 :
                   (fBSF) ? 3'o2 :
                   (fBSF) ? 3'o5 :
 
                   3'o0;
                   3'o0;
     end
     end
 
 
   /* WB Selector */
   /* WB Selector */
 
 
Line 155... Line 164...
                   (fSTR | fRTD | fBCC) ? 3'o7 : // STR/RTD/BCC            
                   (fSTR | fRTD | fBCC) ? 3'o7 : // STR/RTD/BCC            
                   (fLOD | fGET) ? 3'o2 : // RAM/FSL
                   (fLOD | fGET) ? 3'o2 : // RAM/FSL
                   (fBRU) ? 3'o1 : // PCLNK
                   (fBRU) ? 3'o1 : // PCLNK
                   (fMUL) ? 3'o3 : // MUL
                   (fMUL) ? 3'o3 : // MUL
                   (|rRD_IF) ? 3'o0 : // ALU
                   (|rRD_IF) ? 3'o0 : // ALU
                   3'o7; // ALU
                   3'o7; // NOP
     end // if (ena_i)
     end // if (ena_i)
 
 
   /* Passthrough */
   /* Passthrough */
 
 
   always @(posedge clk_i)
   always @(posedge clk_i)
Line 187... Line 196...
     end // if (ena_i)
     end // if (ena_i)
 
 
endmodule // aeMB2_idmx
endmodule // aeMB2_idmx
 
 
/* $Log: not supported by cvs2svn $
/* $Log: not supported by cvs2svn $
 
/* Revision 1.3  2007/12/13 20:12:11  sybreon
 
/* Code cleanup + minor speed regression.
 
/*
/* Revision 1.2  2007/12/12 19:16:59  sybreon
/* Revision 1.2  2007/12/12 19:16:59  sybreon
/* Minor optimisations (~10% faster)
/* Minor optimisations (~10% faster)
/*
/*
/* Revision 1.1  2007/12/11 00:43:17  sybreon
/* Revision 1.1  2007/12/11 00:43:17  sybreon
/* initial import
/* initial import

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.