OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [tags/] [AEMB_7_05/] [rtl/] [verilog/] [aeMB_regfile.v] - Diff between revs 17 and 18

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 17 Rev 18
Line 1... Line 1...
/*
/*
 * $Id: aeMB_regfile.v,v 1.7 2007-04-11 16:30:06 sybreon Exp $
 * $Id: aeMB_regfile.v,v 1.8 2007-04-12 20:21:33 sybreon Exp $
 *
 *
 * AEMB Register File
 * AEMB Register File
 * Copyright (C) 2006 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
 * Copyright (C) 2006 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
 *
 *
 * This library is free software; you can redistribute it and/or modify it
 * This library is free software; you can redistribute it and/or modify it
Line 23... Line 23...
 * special actions during hardware exception/interrupts. Data forwarding
 * special actions during hardware exception/interrupts. Data forwarding
 * is also taken care of inside here to simplify decode logic.
 * is also taken care of inside here to simplify decode logic.
 *
 *
 * HISTORY
 * HISTORY
 * $Log: not supported by cvs2svn $
 * $Log: not supported by cvs2svn $
 
 * Revision 1.7  2007/04/11 16:30:06  sybreon
 
 * Cosmetic changes
 
 *
 * Revision 1.6  2007/04/11 04:30:43  sybreon
 * Revision 1.6  2007/04/11 04:30:43  sybreon
 * Added pipeline stalling from incomplete bus cycles.
 * Added pipeline stalling from incomplete bus cycles.
 * Separated sync and async portions of code.
 * Separated sync and async portions of code.
 *
 *
 * Revision 1.5  2007/04/04 14:08:34  sybreon
 * Revision 1.5  2007/04/04 14:08:34  sybreon
Line 412... Line 415...
         rMEMB[i] <= 0;
         rMEMB[i] <= 0;
         rMEMD[i] <= 0;
         rMEMD[i] <= 0;
      end
      end
   end
   end
 
 
   always @(negedge nclk) begin
 
      if ((fWE & (rRD_== 5'd0)) || (fLNK & (rRD_== 5'd0)) || (fLD & (rRD_== 5'd0))) $displayh("!!! Warning: Write to R0 !!!");
 
   end
 
 
 
endmodule // aeMB_regfile
endmodule // aeMB_regfile
 
 
 
 
// Local Variables:
// Local Variables:
// verilog-library-directories:(".")
// verilog-library-directories:(".")

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.