URL
https://opencores.org/ocsvn/aemb/aemb/trunk
[/] [aemb/] [trunk/] [rtl/] [verilog/] [aeMB2_edk63.v] - Diff between revs 207 and 209
Show entire file |
Details |
Blame |
View Log
| Rev 207 |
Rev 209 |
| Line 130... |
Line 130... |
wire [31:0] opd_if; // From regs0 of aeMB2_regs.v
|
wire [31:0] opd_if; // From regs0 of aeMB2_regs.v
|
wire [31:0] opd_of; // From ctrl0 of aeMB2_ctrl.v
|
wire [31:0] opd_of; // From ctrl0 of aeMB2_ctrl.v
|
wire [4:0] ra_of; // From ctrl0 of aeMB2_ctrl.v
|
wire [4:0] ra_of; // From ctrl0 of aeMB2_ctrl.v
|
wire [4:0] rd_ex; // From ctrl0 of aeMB2_ctrl.v
|
wire [4:0] rd_ex; // From ctrl0 of aeMB2_ctrl.v
|
wire [4:0] rd_of; // From ctrl0 of aeMB2_ctrl.v
|
wire [4:0] rd_of; // From ctrl0 of aeMB2_ctrl.v
|
|
wire [31:2] rpc_ex; // From iwbif0 of aeMB2_iwbif.v
|
wire [31:2] rpc_if; // From iwbif0 of aeMB2_iwbif.v
|
wire [31:2] rpc_if; // From iwbif0 of aeMB2_iwbif.v
|
wire [31:2] rpc_mx; // From iwbif0 of aeMB2_iwbif.v
|
wire [31:2] rpc_mx; // From iwbif0 of aeMB2_iwbif.v
|
wire [3:0] sel_mx; // From memif0 of aeMB2_memif.v
|
wire [3:0] sel_mx; // From memif0 of aeMB2_memif.v
|
wire [31:0] sfr_mx; // From exec0 of aeMB2_exec.v
|
wire [31:0] sfr_mx; // From exec0 of aeMB2_exec.v
|
wire xwb_fb; // From memif0 of aeMB2_memif.v
|
wire xwb_fb; // From memif0 of aeMB2_memif.v
|
| Line 203... |
Line 204... |
.iwb_cyc_o (iwb_cyc_o),
|
.iwb_cyc_o (iwb_cyc_o),
|
.iwb_tag_o (iwb_tag_o),
|
.iwb_tag_o (iwb_tag_o),
|
.ich_adr (ich_adr[AEMB_IWB-1:2]),
|
.ich_adr (ich_adr[AEMB_IWB-1:2]),
|
.fet_fb (fet_fb),
|
.fet_fb (fet_fb),
|
.rpc_if (rpc_if[31:2]),
|
.rpc_if (rpc_if[31:2]),
|
|
.rpc_ex (rpc_ex[31:2]),
|
.rpc_mx (rpc_mx[31:2]),
|
.rpc_mx (rpc_mx[31:2]),
|
.exc_iwb (exc_iwb),
|
.exc_iwb (exc_iwb),
|
// Inputs
|
// Inputs
|
.iwb_ack_i (iwb_ack_i),
|
.iwb_ack_i (iwb_ack_i),
|
.iwb_dat_i (iwb_dat_i[31:0]),
|
.iwb_dat_i (iwb_dat_i[31:0]),
|
| Line 298... |
Line 300... |
.mul_mx (mul_mx[31:0]),
|
.mul_mx (mul_mx[31:0]),
|
.sfr_mx (sfr_mx[31:0]),
|
.sfr_mx (sfr_mx[31:0]),
|
.exc_ill (exc_ill),
|
.exc_ill (exc_ill),
|
// Inputs
|
// Inputs
|
.dena (dena),
|
.dena (dena),
|
|
.exc_dwb (exc_dwb[1:0]),
|
.gclk (gclk),
|
.gclk (gclk),
|
.gpha (gpha),
|
.gpha (gpha),
|
.grst (grst),
|
.grst (grst),
|
.imm_of (imm_of[15:0]),
|
.imm_of (imm_of[15:0]),
|
.opa_of (opa_of[31:0]),
|
.opa_of (opa_of[31:0]),
|
.opb_of (opb_of[31:0]),
|
.opb_of (opb_of[31:0]),
|
.opc_of (opc_of[5:0]),
|
.opc_of (opc_of[5:0]),
|
.opd_of (opd_of[31:0]),
|
.opd_of (opd_of[31:0]),
|
.ra_of (ra_of[4:0]),
|
.ra_of (ra_of[4:0]),
|
.rd_of (rd_of[4:0]));
|
.rd_of (rd_of[4:0]),
|
|
.rpc_ex (rpc_ex[31:2]));
|
|
|
aeMB2_memif
|
aeMB2_memif
|
#(/*AUTOINSTPARAM*/
|
#(/*AUTOINSTPARAM*/
|
// Parameters
|
// Parameters
|
.AEMB_DWB (AEMB_DWB),
|
.AEMB_DWB (AEMB_DWB),
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.