OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [rtl/] [verilog/] [aeMB2_exec.v] - Diff between revs 131 and 132

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 131 Rev 132
Line 1... Line 1...
/* $Id: aeMB2_exec.v,v 1.2 2008-04-26 01:09:06 sybreon Exp $
/* $Id: aeMB2_exec.v,v 1.3 2008-04-26 01:11:30 sybreon Exp $
**
**
** AEMB2 EDK 6.2 COMPATIBLE CORE
** AEMB2 EDK 6.2 COMPATIBLE CORE
** Copyright (C) 2004-2008 Shawn Tan <shawn.tan@aeste.net>
** Copyright (C) 2004-2008 Shawn Tan <shawn.tan@aeste.net>
**
**
** This file is part of AEMB.
** This file is part of AEMB.
Line 36... Line 36...
   );
   );
   parameter AEMB_IWB = 32;
   parameter AEMB_IWB = 32;
   parameter AEMB_DWB = 32;
   parameter AEMB_DWB = 32;
   parameter AEMB_MUL = 1;
   parameter AEMB_MUL = 1;
   parameter AEMB_BSF = 1;
   parameter AEMB_BSF = 1;
 
   parameter AEMB_HTX = 1;
 
 
   /*AUTOOUTPUT*/
   /*AUTOOUTPUT*/
   // Beginning of automatic outputs (from unused autoinst outputs)
   // Beginning of automatic outputs (from unused autoinst outputs)
   output [31:0] alu_ex;                 // From intu0 of aeMB2_intu.v
   output [31:0] alu_ex;                 // From intu0 of aeMB2_intu.v
   output [31:0] alu_mx;                 // From intu0 of aeMB2_intu.v
   output [31:0] alu_mx;                 // From intu0 of aeMB2_intu.v
Line 131... Line 132...
 
 
endmodule // aeMB2_exec
endmodule // aeMB2_exec
 
 
/*
/*
 $Log: not supported by cvs2svn $
 $Log: not supported by cvs2svn $
 
 Revision 1.2  2008/04/26 01:09:06  sybreon
 
 Passes basic tests. Minor documentation changes to make it compatible with iverilog pre-processor.
 
 
 Revision 1.1  2008/04/18 00:21:52  sybreon
 Revision 1.1  2008/04/18 00:21:52  sybreon
 Initial import.
 Initial import.
*/
*/
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.