Line 1... |
Line 1... |
/* $Id: aeMB2_memif.v,v 1.1 2008-04-18 00:21:52 sybreon Exp $
|
/* $Id: aeMB2_memif.v,v 1.2 2008-04-26 01:09:06 sybreon Exp $
|
**
|
**
|
** AEMB2 EDK 6.2 COMPATIBLE CORE
|
** AEMB2 EDK 6.2 COMPATIBLE CORE
|
** Copyright (C) 2004-2008 Shawn Tan <shawn.tan@aeste.net>
|
** Copyright (C) 2004-2008 Shawn Tan <shawn.tan@aeste.net>
|
**
|
**
|
** This file is part of AEMB.
|
** This file is part of AEMB.
|
Line 16... |
Line 16... |
** Public License for more details.
|
** Public License for more details.
|
**
|
**
|
** You should have received a copy of the GNU Lesser General Public
|
** You should have received a copy of the GNU Lesser General Public
|
** License along with AEMB. If not, see <http:**www.gnu.org/licenses/>.
|
** License along with AEMB. If not, see <http:**www.gnu.org/licenses/>.
|
*/
|
*/
|
|
|
/**
|
/**
|
* Memory Interface Wrapper
|
* Memory Interface Wrapper
|
* @file aeMB2_memif.v
|
* @file aeMB2_memif.v
|
|
|
* A wrapper for the data/xsel bus interfaces.
|
* A wrapper for the data/xsel bus interfaces.
|
Line 32... |
Line 31... |
xwb_wre_o, xwb_tag_o, xwb_stb_o, xwb_sel_o, xwb_mx, xwb_fb,
|
xwb_wre_o, xwb_tag_o, xwb_stb_o, xwb_sel_o, xwb_mx, xwb_fb,
|
xwb_dat_o, xwb_cyc_o, xwb_adr_o, sel_mx, dwb_wre_o, dwb_tag_o,
|
xwb_dat_o, xwb_cyc_o, xwb_adr_o, sel_mx, dwb_wre_o, dwb_tag_o,
|
dwb_stb_o, dwb_sel_o, dwb_mx, dwb_fb, dwb_dat_o, dwb_cyc_o,
|
dwb_stb_o, dwb_sel_o, dwb_mx, dwb_fb, dwb_dat_o, dwb_cyc_o,
|
dwb_adr_o,
|
dwb_adr_o,
|
// Inputs
|
// Inputs
|
xwb_dat_i, xwb_ack_i, opd_of, opc_of, opb_of, opa_of, msr_ex,
|
xwb_dat_i, xwb_ack_i, sfr_mx, opd_of, opc_of, opb_of, opa_of,
|
mem_ex, imm_of, grst, gpha, gclk, dwb_dat_i, dwb_ack_i, dena
|
msr_ex, mem_ex, imm_of, grst, gpha, gclk, dwb_dat_i, dwb_ack_i,
|
|
dena
|
);
|
);
|
parameter AEMB_DWB = 32;
|
parameter AEMB_DWB = 32;
|
parameter AEMB_XWB = 3;
|
parameter AEMB_XWB = 3;
|
parameter AEMB_XSL = 1;
|
parameter AEMB_XSL = 1;
|
|
|
Line 51... |
Line 51... |
output [3:0] dwb_sel_o; // From dwbif0 of aeMB2_dwbif.v
|
output [3:0] dwb_sel_o; // From dwbif0 of aeMB2_dwbif.v
|
output dwb_stb_o; // From dwbif0 of aeMB2_dwbif.v
|
output dwb_stb_o; // From dwbif0 of aeMB2_dwbif.v
|
output dwb_tag_o; // From dwbif0 of aeMB2_dwbif.v
|
output dwb_tag_o; // From dwbif0 of aeMB2_dwbif.v
|
output dwb_wre_o; // From dwbif0 of aeMB2_dwbif.v
|
output dwb_wre_o; // From dwbif0 of aeMB2_dwbif.v
|
output [3:0] sel_mx; // From dwbif0 of aeMB2_dwbif.v
|
output [3:0] sel_mx; // From dwbif0 of aeMB2_dwbif.v
|
output [AEMB_XWB+1:2] xwb_adr_o; // From xslif0 of aeMB2_xslif.v
|
output [AEMB_XWB-1:2] xwb_adr_o; // From xslif0 of aeMB2_xslif.v
|
output xwb_cyc_o; // From xslif0 of aeMB2_xslif.v
|
output xwb_cyc_o; // From xslif0 of aeMB2_xslif.v
|
output [31:0] xwb_dat_o; // From xslif0 of aeMB2_xslif.v
|
output [31:0] xwb_dat_o; // From xslif0 of aeMB2_xslif.v
|
output xwb_fb; // From xslif0 of aeMB2_xslif.v
|
output xwb_fb; // From xslif0 of aeMB2_xslif.v
|
output [31:0] xwb_mx; // From xslif0 of aeMB2_xslif.v
|
output [31:0] xwb_mx; // From xslif0 of aeMB2_xslif.v
|
output [3:0] xwb_sel_o; // From xslif0 of aeMB2_xslif.v
|
output [3:0] xwb_sel_o; // From xslif0 of aeMB2_xslif.v
|
Line 76... |
Line 76... |
input [7:0] msr_ex; // To dwbif0 of aeMB2_dwbif.v
|
input [7:0] msr_ex; // To dwbif0 of aeMB2_dwbif.v
|
input [31:0] opa_of; // To xslif0 of aeMB2_xslif.v, ...
|
input [31:0] opa_of; // To xslif0 of aeMB2_xslif.v, ...
|
input [1:0] opb_of; // To dwbif0 of aeMB2_dwbif.v
|
input [1:0] opb_of; // To dwbif0 of aeMB2_dwbif.v
|
input [5:0] opc_of; // To xslif0 of aeMB2_xslif.v, ...
|
input [5:0] opc_of; // To xslif0 of aeMB2_xslif.v, ...
|
input [31:0] opd_of; // To dwbif0 of aeMB2_dwbif.v
|
input [31:0] opd_of; // To dwbif0 of aeMB2_dwbif.v
|
|
input [7:5] sfr_mx; // To dwbif0 of aeMB2_dwbif.v
|
input xwb_ack_i; // To xslif0 of aeMB2_xslif.v
|
input xwb_ack_i; // To xslif0 of aeMB2_xslif.v
|
input [31:0] xwb_dat_i; // To xslif0 of aeMB2_xslif.v
|
input [31:0] xwb_dat_i; // To xslif0 of aeMB2_xslif.v
|
// End of automatics
|
// End of automatics
|
/*AUTOWIRE*/
|
/*AUTOWIRE*/
|
|
|
Line 89... |
Line 90... |
.AEMB_XSL (AEMB_XSL),
|
.AEMB_XSL (AEMB_XSL),
|
.AEMB_XWB (AEMB_XWB))
|
.AEMB_XWB (AEMB_XWB))
|
xslif0
|
xslif0
|
(/*AUTOINST*/
|
(/*AUTOINST*/
|
// Outputs
|
// Outputs
|
.xwb_adr_o (xwb_adr_o[AEMB_XWB+1:2]),
|
.xwb_adr_o (xwb_adr_o[AEMB_XWB-1:2]),
|
.xwb_dat_o (xwb_dat_o[31:0]),
|
.xwb_dat_o (xwb_dat_o[31:0]),
|
.xwb_sel_o (xwb_sel_o[3:0]),
|
.xwb_sel_o (xwb_sel_o[3:0]),
|
.xwb_tag_o (xwb_tag_o),
|
.xwb_tag_o (xwb_tag_o),
|
.xwb_stb_o (xwb_stb_o),
|
.xwb_stb_o (xwb_stb_o),
|
.xwb_cyc_o (xwb_cyc_o),
|
.xwb_cyc_o (xwb_cyc_o),
|
Line 136... |
Line 137... |
.opc_of (opc_of[5:0]),
|
.opc_of (opc_of[5:0]),
|
.opa_of (opa_of[1:0]),
|
.opa_of (opa_of[1:0]),
|
.opb_of (opb_of[1:0]),
|
.opb_of (opb_of[1:0]),
|
.msr_ex (msr_ex[7:0]),
|
.msr_ex (msr_ex[7:0]),
|
.mem_ex (mem_ex[AEMB_DWB-1:2]),
|
.mem_ex (mem_ex[AEMB_DWB-1:2]),
|
|
.sfr_mx (sfr_mx[7:5]),
|
.gclk (gclk),
|
.gclk (gclk),
|
.grst (grst),
|
.grst (grst),
|
.dena (dena),
|
.dena (dena),
|
.gpha (gpha));
|
.gpha (gpha));
|
|
|
|
|
endmodule // aeMB2_memif
|
endmodule // aeMB2_memif
|
|
|
// $Log: not supported by cvs2svn $
|
|
No newline at end of file
|
No newline at end of file
|
|
/*
|
|
$Log: not supported by cvs2svn $
|
|
Revision 1.1 2008/04/18 00:21:52 sybreon
|
|
Initial import.
|
|
*/
|
No newline at end of file
|
No newline at end of file
|