OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [rtl/] [verilog/] [aeMB2_mult.v] - Diff between revs 131 and 134

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 131 Rev 134
Line 1... Line 1...
/* $Id: aeMB2_mult.v,v 1.3 2008-04-26 01:09:06 sybreon Exp $
/* $Id: aeMB2_mult.v,v 1.4 2008-04-26 17:57:43 sybreon Exp $
**
**
** AEMB2 EDK 6.2 COMPATIBLE CORE
** AEMB2 EDK 6.2 COMPATIBLE CORE
** Copyright (C) 2004-2008 Shawn Tan <shawn.tan@aeste.net>
** Copyright (C) 2004-2008 Shawn Tan <shawn.tan@aeste.net>
**
**
** This file is part of AEMB.
** This file is part of AEMB.
Line 48... Line 48...
                 dena,
                 dena,
                 gpha;
                 gpha;
 
 
   /*AUTOREG*/
   /*AUTOREG*/
 
 
 
   reg [31:0]     rOPA, rOPB;
   reg [31:0]     rMUL0,
   reg [31:0]     rMUL0,
                 rMUL1;
                 rMUL1;
 
 
   always @(posedge gclk)
   always @(posedge gclk)
     if (grst) begin
     if (grst) begin
        /*AUTORESET*/
        /*AUTORESET*/
        // Beginning of autoreset for uninitialized flops
        // Beginning of autoreset for uninitialized flops
        rMUL0 <= 32'h0;
        rMUL0 <= 32'h0;
        rMUL1 <= 32'h0;
        rMUL1 <= 32'h0;
 
        rOPA <= 32'h0;
 
        rOPB <= 32'h0;
        // End of automatics
        // End of automatics
     end else if (dena) begin
     end else if (dena) begin
        rMUL1 <= #1 rMUL0;
        //rMUL1 <= #1 rMUL0;
        rMUL0 <= #1 (AEMB_MUL[0]) ? (opa_of * opb_of) : 32'hX;
        rMUL1 <= #1 rMUL0; //rOPA * rOPB;       
 
        rMUL0 <= #1 (opa_of * opb_of);
 
        rOPA <= #1 opa_of;
 
        rOPB <= #1 opb_of;
     end
     end
 
 
   assign        mul_mx = rMUL1;
   assign        mul_mx = rMUL1;
 
 
endmodule // aeMB2_mult
endmodule // aeMB2_mult
 
 
/*
/*
 $Log: not supported by cvs2svn $
 $Log: not supported by cvs2svn $
 
 Revision 1.3  2008/04/26 01:09:06  sybreon
 
 Passes basic tests. Minor documentation changes to make it compatible with iverilog pre-processor.
 
 
 Revision 1.2  2008/04/20 16:34:32  sybreon
 Revision 1.2  2008/04/20 16:34:32  sybreon
 Basic version with some features left out.
 Basic version with some features left out.
 
 
 Revision 1.1  2008/04/18 00:21:52  sybreon
 Revision 1.1  2008/04/18 00:21:52  sybreon
 Initial import.
 Initial import.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.