OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [rtl/] [verilog/] [aeMB2_xslif.v] - Diff between revs 134 and 140

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 134 Rev 140
Line 1... Line 1...
/* $Id: aeMB2_xslif.v,v 1.5 2008-04-26 17:57:43 sybreon Exp $
/* $Id: aeMB2_xslif.v,v 1.6 2008-04-27 16:04:12 sybreon Exp $
**
**
** AEMB2 EDK 6.2 COMPATIBLE CORE
** AEMB2 EDK 6.2 COMPATIBLE CORE
** Copyright (C) 2004-2008 Shawn Tan <shawn.tan@aeste.net>
** Copyright (C) 2004-2008 Shawn Tan <shawn.tan@aeste.net>
**
**
** This file is part of AEMB.
** This file is part of AEMB.
Line 121... Line 121...
        /*AUTORESET*/
        /*AUTORESET*/
        // Beginning of autoreset for uninitialized flops
        // Beginning of autoreset for uninitialized flops
        xBLK <= 1'h0;
        xBLK <= 1'h0;
        xwb_stb_o <= 1'h0;
        xwb_stb_o <= 1'h0;
        // End of automatics
        // End of automatics
     end else if (xwb_fb) begin
     end else if (dena) begin
        xBLK <= #1 imm_of[14]; // nGET/nPUT     
        xBLK <= #1 imm_of[14]; // nGET/nPUT     
        xwb_stb_o <= #1 (dena) ? &{!opc_of[5],opc_of[4:3]} : // GET/PUT
        xwb_stb_o <= #1 (dena) ? !opc_of[5] & opc_of[4] & opc_of[3] & opc_of[1] : // GET/PUT
                     (xwb_stb_o & !xwb_ack_i);
                     (xwb_stb_o & !xwb_ack_i);
     end
     end
 
 
   assign xwb_cyc_o = xwb_stb_o;
   assign xwb_cyc_o = xwb_stb_o;
   //assign xwb_stb_o = (AEMB_XSL[0]) ? xSTB : 1'bX;   
   //assign xwb_stb_o = (AEMB_XSL[0]) ? xSTB : 1'bX;   
 
 
endmodule // aeMB2_xslif
endmodule // aeMB2_xslif
 
 
/*
/*
 $Log: not supported by cvs2svn $
 $Log: not supported by cvs2svn $
 
 Revision 1.5  2008/04/26 17:57:43  sybreon
 
 Minor performance improvements.
 
 
 Revision 1.4  2008/04/26 01:09:06  sybreon
 Revision 1.4  2008/04/26 01:09:06  sybreon
 Passes basic tests. Minor documentation changes to make it compatible with iverilog pre-processor.
 Passes basic tests. Minor documentation changes to make it compatible with iverilog pre-processor.
 
 
 Revision 1.3  2008/04/21 12:11:38  sybreon
 Revision 1.3  2008/04/21 12:11:38  sybreon
 Passes arithmetic tests with single thread.
 Passes arithmetic tests with single thread.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.