URL
https://opencores.org/ocsvn/aemb/aemb/trunk
[/] [aemb/] [trunk/] [rtl/] [verilog/] [aeMB_edk32.v] - Diff between revs 50 and 51
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 50 |
Rev 51 |
| Line 1... |
Line 1... |
// $Id: aeMB_edk32.v,v 1.4 2007-11-08 14:17:47 sybreon Exp $
|
// $Id: aeMB_edk32.v,v 1.5 2007-11-08 17:48:14 sybreon Exp $
|
//
|
//
|
// AEMB EDK 3.2 Compatible Core
|
// AEMB EDK 3.2 Compatible Core
|
//
|
//
|
// Copyright (C) 2004-2007 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
|
// Copyright (C) 2004-2007 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
|
//
|
//
|
| Line 18... |
Line 18... |
// License along with this library; if not, write to the Free Software
|
// License along with this library; if not, write to the Free Software
|
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307
|
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307
|
// USA
|
// USA
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.4 2007/11/08 14:17:47 sybreon
|
|
// Parameterised optional components.
|
|
//
|
// Revision 1.3 2007/11/03 08:34:55 sybreon
|
// Revision 1.3 2007/11/03 08:34:55 sybreon
|
// Minor code cleanup.
|
// Minor code cleanup.
|
//
|
//
|
// Revision 1.2 2007/11/02 19:20:58 sybreon
|
// Revision 1.2 2007/11/02 19:20:58 sybreon
|
// Added better (beta) interrupt support.
|
// Added better (beta) interrupt support.
|
| Line 167... |
Line 170... |
.rRB (rRB[4:0]),
|
.rRB (rRB[4:0]),
|
.rPC (rPC[31:2]),
|
.rPC (rPC[31:2]),
|
.rBRA (rBRA),
|
.rBRA (rBRA),
|
.rMSR_IE (rMSR_IE),
|
.rMSR_IE (rMSR_IE),
|
.dwb_ack_i (dwb_ack_i),
|
.dwb_ack_i (dwb_ack_i),
|
|
.iwb_ack_i (iwb_ack_i),
|
.gclk (gclk),
|
.gclk (gclk),
|
.grst (grst),
|
.grst (grst),
|
.gena (gena));
|
.gena (gena));
|
|
|
aeMB_bpcu #(IW)
|
aeMB_bpcu #(IW)
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.