OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [sim/] [iversim] - Diff between revs 79 and 144

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 79 Rev 144
Line 1... Line 1...
#!/bin/sh
#!/bin/bash
# $Id: iversim,v 1.5 2007-12-11 00:44:30 sybreon Exp $
# $Id: iversim,v 1.6 2008-04-27 16:28:53 sybreon Exp $
# $Log: not supported by cvs2svn $
# $Log: not supported by cvs2svn $
 
# Revision 1.5  2007/12/11 00:44:30  sybreon
 
# Modified for AEMB2
 
#
# Revision 1.4  2007/11/30 17:08:30  sybreon
# Revision 1.4  2007/11/30 17:08:30  sybreon
# Moved simulation kernel into code.
# Moved simulation kernel into code.
#
#
# Revision 1.3  2007/11/09 20:50:51  sybreon
# Revision 1.3  2007/11/09 20:50:51  sybreon
# Added log output to iverilog.log
# Added log output to iverilog.log
Line 13... Line 16...
# Revision 1.1  2007/03/09 17:41:55  sybreon
# Revision 1.1  2007/03/09 17:41:55  sybreon
# initial import
# initial import
#
#
RANDOM=$(date +%s)
RANDOM=$(date +%s)
echo "parameter randseed = $RANDOM;" > random.v
echo "parameter randseed = $RANDOM;" > random.v
iverilog $@ -DAEMBX_SIMULATION_KERNEL ../rtl/verilog/*.v && vvp -l iverilog.log a.out && rm a.out
iverilog $@ -DAEMBX_SIMULATION_KERNEL ../rtl/verilog/*.v && echo "VER=$?"
 
vvp -l iverilog.log a.out && echo "VVP=$?"
 
vcd2lxt2 dump.vcd dump.lxt && echo "LXT=$?"
 
rm *.vcd && rm a.out

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.