OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [sim/] [verilog/] [edk32.v] - Diff between revs 49 and 50

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 49 Rev 50
Line 1... Line 1...
// $Id: edk32.v,v 1.3 2007-11-05 10:59:31 sybreon Exp $
// $Id: edk32.v,v 1.4 2007-11-08 14:18:00 sybreon Exp $
//
//
// AEMB EDK 3.2 Compatible Core TEST
// AEMB EDK 3.2 Compatible Core TEST
//
//
// Copyright (C) 2004-2007 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
// Copyright (C) 2004-2007 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
//  
//  
Line 18... Line 18...
// License along with this library; if not, write to the Free Software
// License along with this library; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307
// USA
// USA
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.3  2007/11/05 10:59:31  sybreon
 
// Added random seed for simulation.
 
//
// Revision 1.2  2007/11/02 19:16:10  sybreon
// Revision 1.2  2007/11/02 19:16:10  sybreon
// Added interrupt simulation.
// Added interrupt simulation.
// Changed "human readable" simulation output.
// Changed "human readable" simulation output.
//
//
// Revision 1.1  2007/11/02 03:25:45  sybreon
// Revision 1.1  2007/11/02 03:25:45  sybreon
Line 42... Line 45...
   integer   seed;
   integer   seed;
 
 
   always #5 sys_clk_i = ~sys_clk_i;
   always #5 sys_clk_i = ~sys_clk_i;
 
 
   initial begin
   initial begin
      //$dumpfile("dump.vcd");
      $dumpfile("dump.vcd");
      //$dumpvars(1,dut);
      $dumpvars(1,dut);
   end
   end
 
 
   initial begin
   initial begin
      seed = randseed;
      seed = randseed;
      svc = 0;
      svc = 0;
Line 294... Line 297...
 
 
 
 
      // ALU
      // ALU
      $write("\t");
      $write("\t");
      //$writeh(" I=",dut.rSIMM);
      //$writeh(" I=",dut.rSIMM);
      $writeh(" A=",dut.rOPA);
      $writeh(" A=",dut.xecu.rOPA);
      $writeh(" B=",dut.rOPB);
      $writeh(" B=",dut.xecu.rOPB);
 
 
      case (dut.rMXALU)
      case (dut.rMXALU)
        3'o0: $write(" ADD");
        3'o0: $write(" ADD");
        3'o1: $write(" LOG");
        3'o1: $write(" LOG");
        3'o2: $write(" SFT");
        3'o2: $write(" SFT");

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.