OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [sw/] [c/] [aeMB_testbench.c] - Diff between revs 60 and 64

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 60 Rev 64
Line 1... Line 1...
/*
/*
 * $Id: aeMB_testbench.c,v 1.10 2007-11-14 22:12:02 sybreon Exp $
 * $Id: aeMB_testbench.c,v 1.11 2007-11-14 23:41:06 sybreon Exp $
 *
 *
 * AEMB Function Verification C Testbench
 * AEMB Function Verification C Testbench
 * Copyright (C) 2004-2007 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
 * Copyright (C) 2004-2007 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
 *
 *
 * This library is free software; you can redistribute it and/or
 * This library is free software; you can redistribute it and/or
Line 23... Line 23...
 * It tests a whole gamut of operations and is tightly linked to the
 * It tests a whole gamut of operations and is tightly linked to the
 * ae68_testbench.v testbench module for verification.
 * ae68_testbench.v testbench module for verification.
 *
 *
 * HISTORY
 * HISTORY
 * $Log: not supported by cvs2svn $
 * $Log: not supported by cvs2svn $
 
 * Revision 1.10  2007/11/14 22:12:02  sybreon
 
 * Added interrupt test routine.
 
 *
 * Revision 1.9  2007/11/09 20:51:53  sybreon
 * Revision 1.9  2007/11/09 20:51:53  sybreon
 * Added GET/PUT support through a FSL bus.
 * Added GET/PUT support through a FSL bus.
 *
 *
 * Revision 1.8  2007/11/03 08:40:18  sybreon
 * Revision 1.8  2007/11/03 08:40:18  sybreon
 * Minor code cleanup.
 * Minor code cleanup.
Line 100... Line 103...
*/
*/
int int_test ()
int int_test ()
{
{
  // Delay loop until hardware interrupt triggers
  // Delay loop until hardware interrupt triggers
  int i;
  int i;
  for (i=0; i < 100; i++) {
  for (i=0; i < 777; i++) {
    asm volatile ("nop;");
    asm volatile ("nop;");
  }
  }
  return (service == 0) ? -1 : 1;
  return (service == 0) ? -1 : 1;
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.