OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [sw/] [gccrom] - Diff between revs 67 and 68

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 67 Rev 68
Line 1... Line 1...
#!/bin/sh
#!/bin/sh
# $Id: gccrom,v 1.9 2007-11-18 19:41:46 sybreon Exp $
# $Id: gccrom,v 1.10 2007-11-20 18:35:34 sybreon Exp $
# $Log: not supported by cvs2svn $
# $Log: not supported by cvs2svn $
 
# Revision 1.9  2007/11/18 19:41:46  sybreon
 
# Minor simulation fixes.
 
#
# Revision 1.8  2007/11/09 20:52:37  sybreon
# Revision 1.8  2007/11/09 20:52:37  sybreon
# Added some compilation optimisations.
# Added some compilation optimisations.
#
#
# Revision 1.7  2007/11/04 05:16:25  sybreon
# Revision 1.7  2007/11/04 05:16:25  sybreon
# Added -msoft-float and -mxl-soft-div compiler flags.
# Added -msoft-float and -mxl-soft-div compiler flags.
Line 25... Line 28...
# Minor changes
# Minor changes
#
#
# Revision 1.1  2007/03/09 17:41:56  sybreon
# Revision 1.1  2007/03/09 17:41:56  sybreon
# initial import
# initial import
#
#
#mb-gcc -g -mxl-soft-div -mxl-soft-mul -msoft-float -mno-clearbss -msmall-divides -mno-memcpy -mno-xl-gp-opt -o rom.o $@ && \
 
mb-g++ -g -mstats -mxl-soft-div -msoft-float -mno-memcpy -msmall-divides -o rom.o $@ && \
# Compile using C++ pre-processor
#mb-run -v rom.o 2> rom.run && \
mb-g++ -g -mstats -mxl-soft-div -msoft-float -mno-memcpy -msmall-divides -o rom.elf $@ && \
mb-objcopy -O binary rom.o rom.bin && \
 
hexdump -v -e'1/4 "%.8X\n"' rom.bin > ../sim/aeMB.rom && \
# Create a text listing of the compiled code
mb-objdump -dSC rom.o > rom.dump && \
mb-objdump -dSC rom.elf > rom.dump && \
rm rom.bin && \
 
 
# Convert the ELF file to an SREC file
 
mb-objcopy -O srec rom.elf rom.srec && \
 
 
 
# Generate a Verilog VMEM file from the SREC file
 
srec_cat rom.srec -o ../sim/dump.rom -vmem 32 && \
 
 
 
#mb-run -v rom.elf 2> rom.run && \
 
#mb-objcopy -O binary rom.elf rom.bin && \
 
#hexdump -v -e'1/4 "%.8X\n"' rom.bin > ../sim/aeMB.rom && \
 
#rm rom.bin && \
 
 
 
# Cleanup code
 
rm rom.srec && \
 
 
 
# Say Cheeze!
echo "ROM generated"
echo "ROM generated"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.