URL
https://opencores.org/ocsvn/aemb/aemb/trunk
[/] [aemb/] [trunk/] [sw/] [gccrom] - Diff between revs 68 and 74
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 68 |
Rev 74 |
| Line 1... |
Line 1... |
#!/bin/sh
|
#!/bin/sh
|
# $Id: gccrom,v 1.10 2007-11-20 18:35:34 sybreon Exp $
|
# $Id: gccrom,v 1.11 2007-11-30 17:09:27 sybreon Exp $
|
# $Log: not supported by cvs2svn $
|
# $Log: not supported by cvs2svn $
|
|
# Revision 1.10 2007/11/20 18:35:34 sybreon
|
|
# Generate VMEM instead of HEX dumps of programme.
|
|
#
|
# Revision 1.9 2007/11/18 19:41:46 sybreon
|
# Revision 1.9 2007/11/18 19:41:46 sybreon
|
# Minor simulation fixes.
|
# Minor simulation fixes.
|
#
|
#
|
# Revision 1.8 2007/11/09 20:52:37 sybreon
|
# Revision 1.8 2007/11/09 20:52:37 sybreon
|
# Added some compilation optimisations.
|
# Added some compilation optimisations.
|
| Line 41... |
Line 44... |
mb-objcopy -O srec rom.elf rom.srec && \
|
mb-objcopy -O srec rom.elf rom.srec && \
|
|
|
# Generate a Verilog VMEM file from the SREC file
|
# Generate a Verilog VMEM file from the SREC file
|
srec_cat rom.srec -o ../sim/dump.rom -vmem 32 && \
|
srec_cat rom.srec -o ../sim/dump.rom -vmem 32 && \
|
|
|
#mb-run -v rom.elf 2> rom.run && \
|
|
#mb-objcopy -O binary rom.elf rom.bin && \
|
|
#hexdump -v -e'1/4 "%.8X\n"' rom.bin > ../sim/aeMB.rom && \
|
|
#rm rom.bin && \
|
|
|
|
# Cleanup code
|
# Cleanup code
|
rm rom.srec && \
|
rm rom.srec && \
|
|
|
# Say Cheeze!
|
# Say Cheeze!
|
echo "ROM generated"
|
echo "ROM generated"
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.