URL
https://opencores.org/ocsvn/ahb_master/ahb_master/trunk
[/] [ahb_master/] [trunk/] [src/] [base/] [def_axi_master_static.txt] - Diff between revs 2 and 10
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 2 |
Rev 10 |
| Line 25... |
Line 25... |
//// PURPOSE. See the GNU Lesser General Public License for more////
|
//// PURPOSE. See the GNU Lesser General Public License for more////
|
//// details. http://www.gnu.org/licenses/lgpl.html ////
|
//// details. http://www.gnu.org/licenses/lgpl.html ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////##>
|
//////////////////////////////////////////////////////////////////##>
|
|
|
INCLUDE def_axi_master_rand.txt
|
SWAP.GLOBAL MODEL_NAME AXI master stub
|
|
|
VERIFY (DATA_BITS <= 64) else stub supports 32 or 64 bits data bus
|
VERIFY (DATA_BITS <= 64) ##stub supports 32 or 64 bits data bus
|
VERIFY (SIZE_BITS <= 3) else stub supports 32 or 64 bits data bus
|
VERIFY (SIZE_BITS <= 3) ##stub supports 32 or 64 bits data bus
|
|
|
GROUP STUB_AXI_A is {
|
GROUP STUB_AXI_A is {
|
ID ID_BITS output
|
ID ID_BITS output
|
ADDR ADDR_BITS output
|
ADDR ADDR_BITS output
|
LEN LEN_BITS output
|
LEN LEN_BITS output
|
| Line 75... |
Line 75... |
GROUP STUB_AXI_W prefix_W
|
GROUP STUB_AXI_W prefix_W
|
GROUP STUB_AXI_B prefix_B
|
GROUP STUB_AXI_B prefix_B
|
GROUP STUB_AXI_A prefix_AR
|
GROUP STUB_AXI_A prefix_AR
|
GROUP STUB_AXI_R prefix_R
|
GROUP STUB_AXI_R prefix_R
|
}
|
}
|
|
|
|
GROUP AXI_MASTER_RAND is {
|
|
ahb_bursts SON(DEFAULT 0)
|
|
use_addr_base SON(DEFAULT 0)
|
|
len_min SON(DEFAULT 0)
|
|
len_max SON(DEFAULT 15)
|
|
size_min SON(DEFAULT 0)
|
|
size_max SON(DEFAULT 3)
|
|
addr_min SON(DEFAULT 0)
|
|
addr_max SON(DEFAULT {DATA_BITS{1'b1}})
|
|
}
|
|
|
|
SWAP ID_NUM GROUP_AXI_ID.NUM
|
|
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.