URL
https://opencores.org/ocsvn/ahb_master/ahb_master/trunk
[/] [ahb_master/] [trunk/] [src/] [base/] [def_ic.txt] - Diff between revs 2 and 10
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 2 |
Rev 10 |
| Line 25... |
Line 25... |
//// PURPOSE. See the GNU Lesser General Public License for more////
|
//// PURPOSE. See the GNU Lesser General Public License for more////
|
//// details. http://www.gnu.org/licenses/lgpl.html ////
|
//// details. http://www.gnu.org/licenses/lgpl.html ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////##>
|
//////////////////////////////////////////////////////////////////##>
|
|
|
|
REQUIRE(1.4)
|
|
|
INCLUDE def_ic_static.txt
|
INCLUDE def_ic_static.txt
|
|
|
SWAP PREFIX PARENT ##prefix for all module and file names
|
SWAP.GLOBAL #FFD #1 ##flip-flop delay
|
|
|
|
SWAP.USER PREFIX fabric_MASTER_NUM_SLAVE_NUM ##prefix for all module and file names
|
|
|
|
SWAP.USER MASTER_NUM 3 ##number of masters
|
|
SWAP.USER SLAVE_NUM 6 ##number of slaves
|
|
|
|
SWAP.USER CMD_DEPTH 8 ##AXI command depth for read and write
|
|
|
|
SWAP.USER DATA_BITS 64 ##AXI data bits
|
|
SWAP.USER ADDR_BITS 32 ##AXI address bits
|
|
|
|
DEFINE.USER DEF_DECERR_SLV ##use interanl decode slave error
|
|
|
|
SWAP.USER USER_BITS 4 ##AXI user bits
|
|
|
|
SWAP.USER ID_BITS 3 ##AXI ID bits
|
|
|
SWAP SLAVE_NUM 1 ##number of slaves
|
GROUP.USER M0_ID is { ##Supported AXI IDs for master 0
|
|
b000
|
|
b001
|
|
}
|
|
GROUP.USER M1_ID is { ##Supported AXI IDs for master
|
|
b011
|
|
}
|
|
GROUP.USER M2_ID is { ##Supported AXI IDs for master 2
|
|
b101
|
|
}
|
|
|
SWAP USER_BITS 0 ##AXI user bits
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.