OpenCores
URL https://opencores.org/ocsvn/alternascope/alternascope/trunk

Subversion Repositories alternascope

[/] [alternascope/] [branches/] [Alpha/] [d_TopLevel.v] - Diff between revs 11 and 17

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 11 Rev 17
Line 107... Line 107...
wire[7:0] data_charRamRead;
wire[7:0] data_charRamRead;
reg[7:0] data_charRamRead_buf;
reg[7:0] data_charRamRead_buf;
wire[7:0] mask_charMap;
wire[7:0] mask_charMap;
reg[7:0] mask_charMap_buf;
reg[7:0] mask_charMap_buf;
 
 
 
wire[1:0] sm_trig;
 
 
always @ (posedge CLK_50MHZ) begin
always @ (posedge CLK_50MHZ) begin
    if(R_BUTTON) begin
    if(R_BUTTON) begin
        data_charRamRead_buf <= data_charRamRead_buf;
        data_charRamRead_buf <= data_charRamRead_buf;
        mask_charMap_buf <= mask_charMap_buf;
        mask_charMap_buf <= mask_charMap_buf;
    end else begin
    end else begin
Line 124... Line 126...
    .DATA_IN(data_charRamRead_buf),
    .DATA_IN(data_charRamRead_buf),
    .SEG_OUT(SEG_OUT), .SEG_SEL(SEG_SEL)
    .SEG_OUT(SEG_OUT), .SEG_SEL(SEG_SEL)
    );
    );
 
 
wire[7:0] leds;
wire[7:0] leds;
assign leds = mask_charMap_buf;
assign leds[1:0] = sm_trig;
 
assign leds[7:2] = 6'b0;
 
 
 
/*- - - - - - - - - - - - - */
 
/* Fake ADC data            */
 
/*- - - - - - - - - - - - - */
 
reg[7:0] fake_adcData;
 
always @ (posedge CLK_VGA or posedge MASTER_RST) begin
 
    if(MASTER_RST)
 
        fake_adcData <= 8'd0;
 
    else
 
        fake_adcData <= fake_adcData+1;
 
end
 
 
 
 
//==================================================================//
//==================================================================//
// SUBROUTINES                                                      //
// SUBROUTINES                                                      //
//==================================================================//
//==================================================================//
//d_DCM_VGA clock_gen_VGA (
//d_DCM_VGA clock_gen_VGA (
Line 180... Line 195...
ADCDataBuffer ram_ADC_databuffer(
ADCDataBuffer ram_ADC_databuffer(
    .CLK_64MHZ(CLK_64MHZ), .MASTER_RST(MASTER_RST),
    .CLK_64MHZ(CLK_64MHZ), .MASTER_RST(MASTER_RST),
    .CLK180_64MHZ(CLK180_64MHZ),
    .CLK180_64MHZ(CLK180_64MHZ),
    .TIME_BASE(TIME_BASE),
    .TIME_BASE(TIME_BASE),
    .RAM_ADDR(ADC_RAM_ADDR), .RAM_DATA(ADC_RAM_DATA), .RAM_CLK(ADC_RAM_CLK),
    .RAM_ADDR(ADC_RAM_ADDR), .RAM_DATA(ADC_RAM_DATA), .RAM_CLK(ADC_RAM_CLK),
    .ADC_DATA(ADC_DATA), .ADC_CLK(ADC_CLK),
//    .ADC_DATA(ADC_DATA), .ADC_CLK(ADC_CLK),
 
    .ADC_DATA(fake_adcData), .ADC_CLK(ADC_CLK),
    .TRIG_ADDR(TRIG_ADDR), .VGA_WRITE_DONE(VGA_WRITE_DONE),
    .TRIG_ADDR(TRIG_ADDR), .VGA_WRITE_DONE(VGA_WRITE_DONE),
    .TRIGGER_LEVEL(TRIGGER_LEVEL[8:0])
    .TRIGGER_LEVEL(TRIGGER_LEVEL[8:0]),
 
    .sm_trig(sm_trig)
    );
    );
 
 
 
 
 
 
//------------------------------------------------------------------//
//------------------------------------------------------------------//
Line 197... Line 214...
 
 
 
 
CharacterDisplay charTest(
CharacterDisplay charTest(
    .MASTER_CLK(CLK_50MHZ), .MASTER_RST(MASTER_RST),
    .MASTER_CLK(CLK_50MHZ), .MASTER_RST(MASTER_RST),
    .CLK_VGA(CLK_VGA), .HCNT(HCNT), .VCNT(VCNT),
    .CLK_VGA(CLK_VGA), .HCNT(HCNT), .VCNT(VCNT),
    .RGB_OUT(RGB_CHAR),
    .RGB_OUT(RGB_CHAR)
    .data_charMap(mask_charMap), .data_charRamRead(data_charRamRead)
 
    );
    );
 
 
 
 
//wire[17:0] VGA_RAM_ADDRESS_w;
//wire[17:0] VGA_RAM_ADDRESS_w;
//wire[15:0] VGA_RAM_DATA_w;
//wire[15:0] VGA_RAM_DATA_w;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.