OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [fpga/] [bin/] [Makefile] - Diff between revs 21 and 23

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 21 Rev 23
Line 58... Line 58...
VERILOG_INCLUDE_PATH    = ../../vlog/lib ../../../sw/boot-loader
VERILOG_INCLUDE_PATH    = ../../vlog/lib ../../../sw/boot-loader
 
 
# Name of top level verilog file (must be the same as its module name)
# Name of top level verilog file (must be the same as its module name)
RTL_TOP         = system
RTL_TOP         = system
 
 
# List of verilog source files
 
XST_PROJ_FILE   = source_files.prj
 
 
 
 
 
# ----------------------------------------------------
# ----------------------------------------------------
# Build Configuration
# Build Configuration
# ----------------------------------------------------
# ----------------------------------------------------
Line 88... Line 86...
    # Virtex-6 device
    # Virtex-6 device
    XILINX_FPGA     = xc6vlx75tff784-3
    XILINX_FPGA     = xc6vlx75tff784-3
    XST_DEFINES     = XILINX_FPGA XILINX_VIRTEX6_FPGA  $(AMBER_CORE) AMBER_CLK_DIVIDER=12
    XST_DEFINES     = XILINX_FPGA XILINX_VIRTEX6_FPGA  $(AMBER_CORE) AMBER_CLK_DIVIDER=12
    # Xilinx placement and timing constraints
    # Xilinx placement and timing constraints
    XST_CONST_FILE  = xv6_constraints.ucf
    XST_CONST_FILE  = xv6_constraints.ucf
 
    # List of verilog source files for Xilinx Virtex-6 device
 
    XST_PROJ_FILE   = xv6_source_files.prj
else
else
    # The spartan6 device used on SP605 Development board
    # The spartan6 device used on SP605 Development board
    XILINX_FPGA     = xc6slx45tfgg484-3
    XILINX_FPGA     = xc6slx45tfgg484-3
    XST_DEFINES     = XILINX_FPGA XILINX_SPARTAN6_FPGA $(AMBER_CORE) AMBER_CLK_DIVIDER=20
    XST_DEFINES     = XILINX_FPGA XILINX_SPARTAN6_FPGA $(AMBER_CORE) AMBER_CLK_DIVIDER=20
    # Xilinx placement and timing constraints
    # Xilinx placement and timing constraints
    XST_CONST_FILE  = xs6_constraints.ucf
    XST_CONST_FILE  = xs6_constraints.ucf
 
    # List of verilog source files for Xilinx Spartan-6 device
 
    XST_PROJ_FILE   = xs6_source_files.prj
endif
endif
 
 
 
 
# ----------------------------------------------------
# ----------------------------------------------------
# Focus on speed or area
# Focus on speed or area

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.