OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [fpga/] [bin/] [Makefile] - Diff between revs 23 and 35

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 23 Rev 35
Line 91... Line 91...
    # List of verilog source files for Xilinx Virtex-6 device
    # List of verilog source files for Xilinx Virtex-6 device
    XST_PROJ_FILE   = xv6_source_files.prj
    XST_PROJ_FILE   = xv6_source_files.prj
else
else
    # The spartan6 device used on SP605 Development board
    # The spartan6 device used on SP605 Development board
    XILINX_FPGA     = xc6slx45tfgg484-3
    XILINX_FPGA     = xc6slx45tfgg484-3
    XST_DEFINES     = XILINX_FPGA XILINX_SPARTAN6_FPGA $(AMBER_CORE) AMBER_CLK_DIVIDER=20
    XST_DEFINES     = XILINX_FPGA XILINX_SPARTAN6_FPGA $(AMBER_CORE) AMBER_CLK_DIVIDER=18
    # Xilinx placement and timing constraints
    # Xilinx placement and timing constraints
    XST_CONST_FILE  = xs6_constraints.ucf
    XST_CONST_FILE  = xs6_constraints.ucf
    # List of verilog source files for Xilinx Spartan-6 device
    # List of verilog source files for Xilinx Spartan-6 device
    XST_PROJ_FILE   = xs6_source_files.prj
    XST_PROJ_FILE   = xs6_source_files.prj
endif
endif
Line 199... Line 199...
# ----------------------------------------------------
# ----------------------------------------------------
# Can be done before or after bitgen
# Can be done before or after bitgen
$(WORK_FOLDER)/$(RTL_TOP).trc.twr : $(WORK_FOLDER)/$(RTL_TOP).ncd
$(WORK_FOLDER)/$(RTL_TOP).trc.twr : $(WORK_FOLDER)/$(RTL_TOP).ncd
        \
        \
        cd $(WORK_FOLDER); \
        cd $(WORK_FOLDER); \
        trce -v 20 -l 20 -n 5 -xml $(RTL_TOP) $(RTL_TOP).ncd \
        trce -v 5 -l 5 -n 5 -xml $(RTL_TOP) $(RTL_TOP).ncd \
          -o $(WORK_FOLDER)/$(RTL_TOP).trc.twr \
          -o $(WORK_FOLDER)/$(RTL_TOP).trc.twr \
          $(RTL_TOP).pcf
          $(RTL_TOP).pcf
        cp $(WORK_FOLDER)/$(RTL_TOP).trc.twr $(LOG_FOLDER)/$(RTL_TOP).trc.$(RUN_ID).twr
        cp $(WORK_FOLDER)/$(RTL_TOP).trc.twr $(LOG_FOLDER)/$(RTL_TOP).trc.$(RUN_ID).twr
 
 
 
 
Line 243... Line 243...
          -w                      \
          -w                      \
          -ignore_keep_hierarchy  \
          -ignore_keep_hierarchy  \
          -detail                 \
          -detail                 \
          -timing                 \
          -timing                 \
          -register_duplication   \
          -register_duplication   \
          -global_opt off         \
 
          -lc auto                \
          -lc auto                \
          -xe c -mt off -ir off   \
          -xe c -mt off -ir off   \
          -pr off  -power off     \
          -pr off  -power off     \
          -o $(RTL_TOP).map.ncd   \
          -o $(RTL_TOP).map.ncd   \
          $(RTL_TOP).ngd          \
          $(RTL_TOP).ngd          \

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.