URL
https://opencores.org/ocsvn/amber/amber/trunk
[/] [amber/] [trunk/] [hw/] [isim/] [all.sh] - Diff between revs 77 and 82
Show entire file |
Details |
Blame |
View Log
| Rev 77 |
Rev 82 |
| Line 37... |
Line 37... |
# You should have received a copy of the GNU Lesser General #
|
# You should have received a copy of the GNU Lesser General #
|
# Public License along with this source; if not, download it #
|
# Public License along with this source; if not, download it #
|
# from http://www.opencores.org/lgpl.shtml #
|
# from http://www.opencores.org/lgpl.shtml #
|
# #
|
# #
|
#--------------------------------------------------------------#
|
#--------------------------------------------------------------#
|
|
set -e
|
|
|
TEST_LIST="
|
echo "-----------------------" >> tests.log
|
add adc sub sbc barrel_shift barrel_shift_rs \
|
echo `date` >> tests.log
|
change_sbits change_mode \
|
|
bl bcc \
|
|
ldr ldr_str_pc strb \
|
|
ldm1 ldm2 ldm3 ldm4 stm1 stm2 ldm_stm_onetwo stm_stream \
|
|
mul mla \
|
|
swp \
|
|
\
|
|
irq firq swi undefined_ins addr_ex irq_stm irq_disable \
|
|
\
|
|
cache1 cache2 cache3 cache_swap \
|
|
cacheable_area cache_flush \
|
|
\
|
|
flow1 flow2 flow3 conflict_rd \
|
|
\
|
|
hiboot_mem ddr31 ddr32 ddr33 \
|
|
\
|
|
ethmac_reg ethmac_mem ethmac_tx \
|
|
\
|
|
uart_reg uart_tx uart_rx uart_rxint \
|
|
\
|
|
bic_bug movs_bug flow_bug \
|
|
mlas_bug inflate_bug swp_lock_bug \
|
|
cache_swap_bug \
|
|
"
|
|
|
|
for i in $TEST_LIST; do
|
for i in `ls ../tests/*.S`; do
|
echo "Run test $i"
|
filename=${i##*/}
|
./run.sh ${i} $2 $3
|
testname=${filename%.*}
|
|
echo "Run test ${testname}"
|
|
./run.sh ${testname} $1 $2
|
done
|
done
|
|
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.