URL
https://opencores.org/ocsvn/amber/amber/trunk
[/] [amber/] [trunk/] [hw/] [tests/] [ethmac_tx.S] - Diff between revs 2 and 35
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 2 |
Rev 35 |
| Line 84... |
Line 84... |
ldr r1, TxBufferW0
|
ldr r1, TxBufferW0
|
orr r1, r1, #0x8000
|
orr r1, r1, #0x8000
|
str r1, [r0]
|
str r1, [r0]
|
|
|
|
|
|
/* Check register values */
|
|
ldr r0, AdrEthMacModer
|
|
ldr r1, EthMacModerValue
|
|
ldr r2, [r0]
|
|
cmp r1, r2
|
|
movne r10, #200
|
|
bne testfail
|
|
|
|
ldr r0, AdrEthMacMemBase
|
|
ldr r1, TxBufferW0
|
|
orr r1, r1, #0x8000
|
|
ldr r2, [r0]
|
|
cmp r1, r2
|
|
movne r10, #220
|
|
bne testfail
|
|
|
|
|
/* Wait until receive complete - Wait for Empty bit to go low */
|
/* Wait until receive complete - Wait for Empty bit to go low */
|
2: ldr r1, [r0, #0x200]
|
2: ldr r1, [r0, #0x200]
|
ands r1, r1, #0x8000
|
ands r1, r1, #0x8000
|
bne 2b
|
bne 2b
|
|
|
/* Wait a bit */
|
/* Wait a bit */
|
mov r0, #20
|
mov r0, #80
|
3: subs r0, r0, #1
|
3: subs r0, r0, #1
|
bne 3b
|
bne 3b
|
|
|
|
|
/* Check receive buffer */
|
/* Check receive buffer */
|
| Line 159... |
Line 176... |
/* [31:16] = length in bytes, Bit[15] = ready, Bit [13] = wrap bit */
|
/* [31:16] = length in bytes, Bit[15] = ready, Bit [13] = wrap bit */
|
TxBufferW0: .word 0x00a02800
|
TxBufferW0: .word 0x00a02800
|
/* [31:16] = length in bytes, Bit[15] = empty, Bit [13] = wrap bit */
|
/* [31:16] = length in bytes, Bit[15] = empty, Bit [13] = wrap bit */
|
RxBufferW0: .word 0x0000a800
|
RxBufferW0: .word 0x0000a800
|
|
|
/* Buffer Pointer */
|
|
TxBufferW1: .word 0x28001000
|
|
RxBufferW1: .word 0x28001200
|
|
|
|
|
/* Buffer Pointer in Main Memory */
|
|
TxBufferW1: .word 0x00011000
|
|
RxBufferW1: .word 0x00011200
|
|
|
|
|
/*
|
/*
|
Ethmac Mode Register
|
Ethmac Mode Register
|
[15] = Add pads to short frames
|
[15] = Add pads to short frames
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.