OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [vlog/] [amber25/] [a25_core.v] - Diff between revs 39 and 53

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 39 Rev 53
Line 165... Line 165...
wire                      dcache_wb_uncached_req;
wire                      dcache_wb_uncached_req;
wire                      dcache_wb_write;
wire                      dcache_wb_write;
wire     [15:0]           dcache_wb_byte_enable;
wire     [15:0]           dcache_wb_byte_enable;
wire     [31:0]           dcache_wb_address;
wire     [31:0]           dcache_wb_address;
wire     [127:0]          dcache_wb_cached_rdata;
wire     [127:0]          dcache_wb_cached_rdata;
wire     [127:0]          dcache_wb_uncached_rdata;
 
wire     [127:0]          dcache_wb_write_data;
wire     [127:0]          dcache_wb_write_data;
wire                      dcache_wb_cached_ready;
wire                      dcache_wb_cached_ready;
wire                      dcache_wb_uncached_ready;
wire                      dcache_wb_uncached_ready;
wire     [31:0]           icache_wb_address;
wire     [31:0]           icache_wb_address;
wire                      icache_wb_req;
wire                      icache_wb_req;
Line 448... Line 447...
    .o_port0_ack                        ( dcache_wb_uncached_ready          ),
    .o_port0_ack                        ( dcache_wb_uncached_ready          ),
    .i_port0_write                      ( dcache_wb_write                   ),
    .i_port0_write                      ( dcache_wb_write                   ),
    .i_port0_wdata                      ( dcache_wb_write_data              ),
    .i_port0_wdata                      ( dcache_wb_write_data              ),
    .i_port0_be                         ( dcache_wb_byte_enable             ),
    .i_port0_be                         ( dcache_wb_byte_enable             ),
    .i_port0_addr                       ( dcache_wb_address                 ),
    .i_port0_addr                       ( dcache_wb_address                 ),
    .o_port0_rdata                      ( dcache_wb_uncached_rdata          ),
    .o_port0_rdata                      (                                   ),
 
 
    // Port 1 - dcache cached
    // Port 1 - dcache cached
    .i_port1_req                        ( dcache_wb_cached_req              ),
    .i_port1_req                        ( dcache_wb_cached_req              ),
    .o_port1_ack                        ( dcache_wb_cached_ready            ),
    .o_port1_ack                        ( dcache_wb_cached_ready            ),
    .i_port1_write                      ( dcache_wb_write                   ),
    .i_port1_write                      ( dcache_wb_write                   ),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.