OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [vlog/] [amber25/] [a25_wishbone.v] - Diff between revs 35 and 39

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 35 Rev 39
Line 62... Line 62...
input                       i_clk,
input                       i_clk,
 
 
 
 
// Port 0 - dcache uncached
// Port 0 - dcache uncached
input                       i_port0_req,
input                       i_port0_req,
 
output                      o_port0_ack,
input                       i_port0_write,
input                       i_port0_write,
input       [127:0]         i_port0_wdata,
input       [127:0]         i_port0_wdata,
input       [15:0]          i_port0_be,
input       [15:0]          i_port0_be,
input       [31:0]          i_port0_addr,
input       [31:0]          i_port0_addr,
output      [127:0]         o_port0_rdata,
output      [127:0]         o_port0_rdata,
output                      o_port0_ready,
 
 
 
// Port 1 - dcache cached
// Port 1 - dcache cached
input                       i_port1_req,
input                       i_port1_req,
 
output                      o_port1_ack,
input                       i_port1_write,
input                       i_port1_write,
input       [127:0]         i_port1_wdata,
input       [127:0]         i_port1_wdata,
input       [15:0]          i_port1_be,
input       [15:0]          i_port1_be,
input       [31:0]          i_port1_addr,
input       [31:0]          i_port1_addr,
output      [127:0]         o_port1_rdata,
output      [127:0]         o_port1_rdata,
output                      o_port1_ready,
 
 
 
// Port 2 - instruction cache accesses, read only
// Port 2 - instruction cache accesses, read only
input                       i_port2_req,
input                       i_port2_req,
 
output                      o_port2_ack,
input                       i_port2_write,
input                       i_port2_write,
input       [127:0]         i_port2_wdata,
input       [127:0]         i_port2_wdata,
input       [15:0]          i_port2_be,
input       [15:0]          i_port2_be,
input       [31:0]          i_port2_addr,
input       [31:0]          i_port2_addr,
output      [127:0]         o_port2_rdata,
output      [127:0]         o_port2_rdata,
output                      o_port2_ready,
 
 
 
 
 
// 128-bit Wishbone Bus
// 128-bit Wishbone Bus
output reg  [31:0]          o_wb_adr = 'd0,
output reg  [31:0]          o_wb_adr = 'd0,
output reg  [15:0]          o_wb_sel = 'd0,
output reg  [15:0]          o_wb_sel = 'd0,
Line 128... Line 128...
// ----------------------------------------------------
// ----------------------------------------------------
a25_wishbone_buf u_a25_wishbone_buf_p0 (
a25_wishbone_buf u_a25_wishbone_buf_p0 (
    .i_clk          ( i_clk                 ),
    .i_clk          ( i_clk                 ),
 
 
    .i_req          ( i_port0_req           ),
    .i_req          ( i_port0_req           ),
 
    .o_ack          ( o_port0_ack           ),
    .i_write        ( i_port0_write         ),
    .i_write        ( i_port0_write         ),
    .i_wdata        ( i_port0_wdata         ),
    .i_wdata        ( i_port0_wdata         ),
    .i_be           ( i_port0_be            ),
    .i_be           ( i_port0_be            ),
    .i_addr         ( i_port0_addr          ),
    .i_addr         ( i_port0_addr          ),
    .o_rdata        ( o_port0_rdata         ),
    .o_rdata        ( o_port0_rdata         ),
    .o_ready        ( o_port0_ready         ),
 
 
 
    .o_valid        ( wbuf_valid       [0]  ),
    .o_valid        ( wbuf_valid       [0]  ),
    .i_accepted     ( wbuf_accepted    [0]  ),
    .i_accepted     ( wbuf_accepted    [0]  ),
    .o_write        ( wbuf_write       [0]  ),
    .o_write        ( wbuf_write       [0]  ),
    .o_wdata        ( wbuf_wdata       [0]  ),
    .o_wdata        ( wbuf_wdata       [0]  ),
Line 150... Line 150...
 
 
a25_wishbone_buf u_a25_wishbone_buf_p1 (
a25_wishbone_buf u_a25_wishbone_buf_p1 (
    .i_clk          ( i_clk                 ),
    .i_clk          ( i_clk                 ),
 
 
    .i_req          ( i_port1_req           ),
    .i_req          ( i_port1_req           ),
 
    .o_ack          ( o_port1_ack           ),
    .i_write        ( i_port1_write         ),
    .i_write        ( i_port1_write         ),
    .i_wdata        ( i_port1_wdata         ),
    .i_wdata        ( i_port1_wdata         ),
    .i_be           ( i_port1_be            ),
    .i_be           ( i_port1_be            ),
    .i_addr         ( i_port1_addr          ),
    .i_addr         ( i_port1_addr          ),
    .o_rdata        ( o_port1_rdata         ),
    .o_rdata        ( o_port1_rdata         ),
    .o_ready        ( o_port1_ready         ),
 
 
 
    .o_valid        ( wbuf_valid        [1] ),
    .o_valid        ( wbuf_valid        [1] ),
    .i_accepted     ( wbuf_accepted     [1] ),
    .i_accepted     ( wbuf_accepted     [1] ),
    .o_write        ( wbuf_write        [1] ),
    .o_write        ( wbuf_write        [1] ),
    .o_wdata        ( wbuf_wdata        [1] ),
    .o_wdata        ( wbuf_wdata        [1] ),
Line 172... Line 172...
 
 
a25_wishbone_buf u_a25_wishbone_buf_p2 (
a25_wishbone_buf u_a25_wishbone_buf_p2 (
    .i_clk          ( i_clk                 ),
    .i_clk          ( i_clk                 ),
 
 
    .i_req          ( i_port2_req           ),
    .i_req          ( i_port2_req           ),
 
    .o_ack          ( o_port2_ack           ),
    .i_write        ( i_port2_write         ),
    .i_write        ( i_port2_write         ),
    .i_wdata        ( i_port2_wdata         ),
    .i_wdata        ( i_port2_wdata         ),
    .i_be           ( i_port2_be            ),
    .i_be           ( i_port2_be            ),
    .i_addr         ( i_port2_addr          ),
    .i_addr         ( i_port2_addr          ),
    .o_rdata        ( o_port2_rdata         ),
    .o_rdata        ( o_port2_rdata         ),
    .o_ready        ( o_port2_ready         ),
 
 
 
    .o_valid        ( wbuf_valid        [2] ),
    .o_valid        ( wbuf_valid        [2] ),
    .i_accepted     ( wbuf_accepted     [2] ),
    .i_accepted     ( wbuf_accepted     [2] ),
    .o_write        ( wbuf_write        [2] ),
    .o_write        ( wbuf_write        [2] ),
    .o_wdata        ( wbuf_wdata        [2] ),
    .o_wdata        ( wbuf_wdata        [2] ),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.