OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [vlog/] [system/] [interrupt_controller.v] - Diff between revs 35 and 61

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 35 Rev 61
Line 136... Line 136...
// ======================================
// ======================================
// Interrupts
// Interrupts
// ======================================
// ======================================
assign raw_interrupts =  {23'd0,
assign raw_interrupts =  {23'd0,
                          i_ethmac_int,             // 8: Ethernet MAC interrupt
                          i_ethmac_int,             // 8: Ethernet MAC interrupt
 
 
                          i_tm_timer_int[2],        // 7: Timer Module Interrupt 2
                          i_tm_timer_int[2],        // 7: Timer Module Interrupt 2
                          i_tm_timer_int[1],        // 6: Timer Module Interrupt 1
                          i_tm_timer_int[1],        // 6: Timer Module Interrupt 1
                          i_tm_timer_int[0],        // 5: Timer Module Interrupt 0
                          i_tm_timer_int[0],        // 5: Timer Module Interrupt 0
                          1'd0,
                          1'd0,
 
 
                          1'd0,
                          1'd0,
                          i_uart1_int,              // 2: Uart 1 interrupt
                          i_uart1_int,              // 2: Uart 1 interrupt
                          i_uart0_int,              // 1: Uart 0 interrupt
                          i_uart0_int,              // 1: Uart 0 interrupt
                          1'd0                      // 0: Software interrupt not 
                          1'd0                      // 0: Software interrupt not 
                         };                         // here because its not maskable
                         };                         // here because its not maskable

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.