OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [vlog/] [system/] [system.v] - Diff between revs 11 and 15

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 11 Rev 15
Line 120... Line 120...
wire            c3_p0_wr_full;
wire            c3_p0_wr_full;
`endif
`endif
 
 
wire            phy_init_done;
wire            phy_init_done;
wire            test_mem_ctrl;
wire            test_mem_ctrl;
 
wire            system_rdy;
 
 
// ======================================
// ======================================
// Xilinx Virtex-6 DDR3 Controller connections
// Xilinx Virtex-6 DDR3 Controller connections
// ======================================
// ======================================
`ifdef XILINX_VIRTEX6_FPGA
`ifdef XILINX_VIRTEX6_FPGA
Line 209... Line 210...
 
 
 
 
// -------------------------------------------------------------
// -------------------------------------------------------------
// Instantiate Amber Processor Core
// Instantiate Amber Processor Core
// -------------------------------------------------------------
// -------------------------------------------------------------
 
`ifdef AMBER_A25_CORE
amber u_amber (
a25_core u_amber (
 
`else
 
a23_core u_amber (
 
`endif
    .i_clk          ( sys_clk         ),
    .i_clk          ( sys_clk         ),
 
 
    .i_irq          ( amber_irq       ),
    .i_irq          ( amber_irq       ),
    .i_firq         ( amber_firq      ),
    .i_firq         ( amber_firq      ),
 
 
    .i_system_rdy   ( phy_init_done   ),
    .i_system_rdy   ( system_rdy      ),
 
 
    .o_wb_adr       ( m_wb_adr  [1]   ),
    .o_wb_adr       ( m_wb_adr  [1]   ),
    .o_wb_sel       ( m_wb_sel  [1]   ),
    .o_wb_sel       ( m_wb_sel  [1]   ),
    .o_wb_we        ( m_wb_we   [1]   ),
    .o_wb_we        ( m_wb_we   [1]   ),
    .i_wb_dat       ( m_wb_dat_r[1]   ),
    .i_wb_dat       ( m_wb_dat_r[1]   ),
Line 300... Line 304...
);
);
 
 
// Ethernet MII PHY reset
// Ethernet MII PHY reset
assign phy_reset_n = !sys_rst;
assign phy_reset_n = !sys_rst;
 
 
 
// Halt core until system is ready
 
assign system_rdy = phy_init_done && !sys_rst;
 
 
// -------------------------------------------------------------
// -------------------------------------------------------------
// Instantiate Boot Memory - 8KBytes of Embedded SRAM
// Instantiate Boot Memory - 8KBytes of Embedded SRAM
// -------------------------------------------------------------
// -------------------------------------------------------------
boot_mem u_boot_mem (
boot_mem u_boot_mem (

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.