URL
https://opencores.org/ocsvn/amber/amber/trunk
[/] [amber/] [trunk/] [hw/] [vlog/] [system/] [timer_module.v] - Diff between revs 63 and 82
Show entire file |
Details |
Blame |
View Log
| Rev 63 |
Rev 82 |
| Line 36... |
Line 36... |
// You should have received a copy of the GNU Lesser General //
|
// You should have received a copy of the GNU Lesser General //
|
// Public License along with this source; if not, download it //
|
// Public License along with this source; if not, download it //
|
// from http://www.opencores.org/lgpl.shtml //
|
// from http://www.opencores.org/lgpl.shtml //
|
// //
|
// //
|
//////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////
|
`include "global_defines.v"
|
`include "global_defines.vh"
|
|
|
module timer_module #(
|
module timer_module #(
|
parameter WB_DWIDTH = 32,
|
parameter WB_DWIDTH = 32,
|
parameter WB_SWIDTH = 4
|
parameter WB_SWIDTH = 4
|
)(
|
)(
|
| Line 59... |
Line 59... |
output [2:0] o_timer_int
|
output [2:0] o_timer_int
|
|
|
);
|
);
|
|
|
|
|
`include "register_addresses.v"
|
`include "register_addresses.vh"
|
|
|
// Wishbone registers
|
// Wishbone registers
|
reg [15:0] timer0_load_reg = 'd0; // initial count value
|
reg [15:0] timer0_load_reg = 'd0; // initial count value
|
reg [15:0] timer1_load_reg = 'd0; // initial count value
|
reg [15:0] timer1_load_reg = 'd0; // initial count value
|
reg [15:0] timer2_load_reg = 'd0; // initial count value
|
reg [15:0] timer2_load_reg = 'd0; // initial count value
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.