OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [perl_gui/] [lib/] [ip/] [Other/] [sim_uart.IP] - Diff between revs 38 and 48

Show entire file | Details | Blame | View Log

Rev 38 Rev 48
Line 39... Line 39...
                                              's_cyc_i',
                                              's_cyc_i',
                                              's_we_i',
                                              's_we_i',
                                              's_dat_o',
                                              's_dat_o',
                                              's_ack_o'
                                              's_ack_o'
                                            ],
                                            ],
                           'file_name' => '/home/alireza/mywork/mpsoc/src_peripheral/Other/simulator_UART.v',
                           'file_name' => 'mpsoc/rtl/src_peripheral/Other/simulator_UART.v',
                           'version' => 7,
                           'version' => 7,
                           'unused' => {
                           'unused' => {
                                         'plug:wb_slave[0]' => [
                                         'plug:wb_slave[0]' => [
                                                                 'bte_i',
                                                                 'bte_i',
                                                                 'rty_o',
                                                                 'rty_o',
Line 194... Line 194...
                                             'timeout' => 0,
                                             'timeout' => 0,
                                             'status' => 'ideal'
                                             'status' => 'ideal'
                                           },
                                           },
                           'ip_name' => 'sim_uart',
                           'ip_name' => 'sim_uart',
                           'hdl_files' => [
                           'hdl_files' => [
                                            '/mpsoc/src_peripheral/Other/simulator_UART.v'
                                            '/mpsoc/rtl/src_peripheral/Other/simulator_UART.v'
                                          ],
                                          ],
                           'plugs' => {
                           'plugs' => {
                                        'clk' => {
                                        'clk' => {
                                                   'clk' => {},
                                                   'clk' => {},
                                                   '0' => {
                                                   '0' => {

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.