URL
https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 24 |
Rev 25 |
| Line 18... |
Line 18... |
my $class = ("ARRAY" eq ref $_[0]) ? "ip" : shift;
|
my $class = ("ARRAY" eq ref $_[0]) ? "ip" : shift;
|
my $self;
|
my $self;
|
$self = {};
|
$self = {};
|
my $dir = Cwd::getcwd();
|
my $dir = Cwd::getcwd();
|
$dir =~ s/ /\\ /g;
|
$dir =~ s/ /\\ /g;
|
my @files = glob "$dir/lib/ip/*.IP";
|
my @files = glob "$dir/lib/ip/*/*.IP";
|
for my $p (@files){
|
for my $p (@files){
|
|
|
# Read
|
# Read
|
my $ipgen;
|
my $ipgen;
|
$ipgen = eval { do $p };
|
$ipgen = eval { do $p };
|
# Might need "no strict;" before and "use strict;" after "do"
|
# Might need "no strict;" before and "use strict;" after "do"
|
die "Error reading: $@" if $@;
|
if ($@ || !defined $ipgen){
|
|
print "\n**Warning: skipping $p file due to error in reading: $@\n";
|
|
next;
|
|
}
|
add_ip($self,$ipgen);
|
add_ip($self,$ipgen);
|
|
|
}
|
}
|
|
|
|
|
bless($self,$class);
|
bless($self,$class);
|
|
|
| Line 64... |
Line 67... |
}else{ return 0;}
|
}else{ return 0;}
|
return 1;
|
return 1;
|
}
|
}
|
|
|
|
|
sub ip_get_module_parameters{
|
|
my ($self,$category,$module)=@_;
|
|
my @parameters;
|
|
if ( exists ($self->{categories}{$category}{names}{$module}) ){
|
|
foreach my $p (keys %{$self->{categories}{$category}{names}{$module}{parameters}}){
|
|
push(@parameters,$p);
|
|
|
|
}#for
|
|
}#if
|
|
return @parameters;
|
|
}
|
|
|
|
|
|
sub ip_get_parameter {
|
sub ip_get_parameter {
|
my ($self,$category,$module,$parameter)=@_;
|
my ($self,$category,$module,$parameter)=@_;
|
my ($deafult,$type,$content,$info,$glob_param,$redefine_param);
|
my ($deafult,$type,$content,$info,$glob_param,$redefine_param);
|
if ( exists ($self->{categories}{$category}{names}{$module}) ){
|
if ( exists ($self->{categories}{$category}{names}{$module}) ){
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.