Back to project
URL
https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 17
Rev 18
Line 434...
Line 434...
return $wire_string ;
return $wire_string ;
}
}
sub port_width_repeat{
sub port_width_repeat{
my ( $range , $value ) = @_ ;
my ( $range , $value ) = @_ ;
return "$value" if ( ! defined $range ) ;
$range = remove_all_white_spaces( $range ) ;
$range = remove_all_white_spaces( $range ) ;
my ( $h , $l ) = split ( ':' , $range ) ;
my ( $h , $l ) = split ( ':' , $range ) ;
return "$value" if ( ! defined $h ) ; # port width is 1
return "$value" if ( ! defined $h ) ; # port width is 1
return "$value" if ( $h eq "0" && "$l" eq "0" ) ; # port width is 1
return "$value" if ( $h eq "0" && "$l" eq "0" ) ; # port width is 1
$h = $l if ( $h eq "0" && "$l" ne "0" ) ;
$h = $l if ( $h eq "0" && "$l" ne "0" ) ;
Line 472...
Line 473...
( $default_out eq 'Active low' ) ? port_width_repeat( $new_range , "1\' b0" ) :
( $default_out eq 'Active low' ) ? port_width_repeat( $new_range , "1\' b0" ) :
( $default_out eq 'Active high' ) ? port_width_repeat( $new_range , "1\' b1" ) :
( $default_out eq 'Active high' ) ? port_width_repeat( $new_range , "1\' b1" ) :
( $default_out eq 'Don\' t care' ) ? port_width_repeat( $new_range , "1\' bx" ) : $default_out ;
( $default_out eq 'Don\' t care' ) ? port_width_repeat( $new_range , "1\' bx" ) : $default_out ;
$unused_wire_v = "$unused_wire_v \t assign ${p} = $default;\n " ;
$unused_wire_v = ( defined $unused_wire_v ) ? "$unused_wire_v \t assign ${p} = $default;\n " : "\t assign ${p} = $default;\n " ;
}
}
}
}
$unused_wire_v = "\n //Take the default value for ports that defined by interfaces but did not assigned to any wires.\n $unused_wire_v\n \n " if ( defined $unused_wire_v ) ;
$unused_wire_v = "\n //Take the default value for ports that defined by interfaces but did not assigned to any wires.\n $unused_wire_v\n \n " if ( defined $unused_wire_v ) ;
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.