URL
https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 16 |
Rev 38 |
Line 12... |
Line 12... |
"set style line 6 lc rgb \"gold\" lt 1 lw 2 pt 3 ps 1.5",
|
"set style line 6 lc rgb \"gold\" lt 1 lw 2 pt 3 ps 1.5",
|
"set style line 7 lc rgb '#FF8C00' lt 1 lw 2 pt 10 ps 1.5",//darkorange
|
"set style line 7 lc rgb '#FF8C00' lt 1 lw 2 pt 10 ps 1.5",//darkorange
|
"set style line 8 lc rgb \"black\" lt 1 lw 2 pt 1 ps 1.5",
|
"set style line 8 lc rgb \"black\" lt 1 lw 2 pt 1 ps 1.5",
|
"set style line 9 lc rgb \"spring-green\" lt 1 lw 2 pt 8 ps 1.5",
|
"set style line 9 lc rgb \"spring-green\" lt 1 lw 2 pt 8 ps 1.5",
|
"set style line 10 lc rgb \"yellow4\" lt 1 lw 2 pt 0 ps 1.5",
|
"set style line 10 lc rgb \"yellow4\" lt 1 lw 2 pt 0 ps 1.5",
|
"set yrange [0:]",
|
"set style fill transparent solid 0.5 border",
|
"set xrange [1:]",
|
"set yrange [0:45]",
|
"set xlabel \"VC number per port\" ",
|
"set xrange [0:]",
|
|
|
0
|
0
|
};
|
};
|
|
|
#endif
|
#endif
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.