URL
https://opencores.org/ocsvn/ao486/ao486/trunk
[/] [ao486/] [trunk/] [README.md] - Diff between revs 6 and 7
Show entire file |
Details |
Blame |
View Log
Rev 6 |
Rev 7 |
Line 3... |
Line 3... |
The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.
|
The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.
|
The core was modeled and tested based on the Bochs software x86 implementation.
|
The core was modeled and tested based on the Bochs software x86 implementation.
|
Together with the 486 core, the ao486 project also contains a SoC capable of
|
Together with the 486 core, the ao486 project also contains a SoC capable of
|
booting the Linux kernel version 3.13 and Microsoft Windows 95.
|
booting the Linux kernel version 3.13 and Microsoft Windows 95.
|
|
|
|
### Current status
|
|
- 31 March 2014 - initial version 1.0.
|
|
- 19 August 2014 - driver_sd update, ps2 fix.
|
|
|
### Features
|
### Features
|
|
|
The ao486 processor model has the following features:
|
The ao486 processor model has the following features:
|
- pipeline architecture with 4 main stages: decode, read, execute and write,
|
- pipeline architecture with 4 main stages: decode, read, execute and write,
|
- all 486 instructions are implemented, together with CPUID,
|
- all 486 instructions are implemented, together with CPUID,
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.