OpenCores
URL https://opencores.org/ocsvn/ao486/ao486/trunk

Subversion Repositories ao486

[/] [ao486/] [trunk/] [rtl/] [ao486/] [memory/] [memory.v] - Diff between revs 2 and 7

Show entire file | Details | Blame | View Log

Rev 2 Rev 7
Line 26... Line 26...
 
 
`include "defines.v"
`include "defines.v"
 
 
module memory(
module memory(
    input               clk,
    input               clk,
 
 
    input               rst_n,
    input               rst_n,
    input               rst_internal_n,
 
 
 
    //REQ:
    //REQ:
    input               read_do,
    input               read_do,
    output              read_done,
    output              read_done,
    output              read_page_fault,
    output              read_page_fault,
Line 171... Line 169...
wire [3:0]  resp_writeburst_byteenable_1;
wire [3:0]  resp_writeburst_byteenable_1;
wire [55:0] resp_writeburst_data;
wire [55:0] resp_writeburst_data;
 
 
link_writeburst link_writeburst_inst(
link_writeburst link_writeburst_inst(
    .clk                            (clk),
    .clk                            (clk),
    .rst_n                          (rst_internal_n),
    .rst_n                          (rst_n),
 
 
    // writeburst REQ
    // writeburst REQ
    .req_writeburst_do              (req_writeburst_do),            //input
    .req_writeburst_do              (req_writeburst_do),            //input
    .req_writeburst_done            (req_writeburst_done),          //output
    .req_writeburst_done            (req_writeburst_done),          //output
 
 
Line 208... Line 206...
wire [31:0]  resp_writeline_address;
wire [31:0]  resp_writeline_address;
wire [127:0] resp_writeline_line;
wire [127:0] resp_writeline_line;
 
 
link_writeline link_writeline_inst(
link_writeline link_writeline_inst(
    .clk                (clk),
    .clk                (clk),
    .rst_n              (rst_internal_n),
    .rst_n              (rst_n),
 
 
    // writeline REQ
    // writeline REQ
    .req_writeline_do       (req_writeline_do),         //input
    .req_writeline_do       (req_writeline_do),         //input
    .req_writeline_done     (req_writeline_done),       //output
    .req_writeline_done     (req_writeline_done),       //output
 
 
Line 243... Line 241...
wire [3:0]   resp_readburst_byte_length;
wire [3:0]   resp_readburst_byte_length;
wire [95:0]  resp_readburst_data;
wire [95:0]  resp_readburst_data;
 
 
link_readburst link_readburst_inst(
link_readburst link_readburst_inst(
    .clk                    (clk),
    .clk                    (clk),
    .rst_n                  (rst_internal_n),
    .rst_n                  (rst_n),
 
 
    // readburst REQ
    // readburst REQ
    .req_readburst_do               (req_readburst_do),             //input
    .req_readburst_do               (req_readburst_do),             //input
    .req_readburst_done             (req_readburst_done),           //output
    .req_readburst_done             (req_readburst_done),           //output
 
 
Line 279... Line 277...
wire [31:0]  resp_readline_address;
wire [31:0]  resp_readline_address;
wire [127:0] resp_readline_line;
wire [127:0] resp_readline_line;
 
 
link_readline link_readline_inst(
link_readline link_readline_inst(
    .clk                    (clk),
    .clk                    (clk),
    .rst_n                  (rst_internal_n),
    .rst_n                  (rst_n),
 
 
    // readline REQ
    // readline REQ
    .req_readline_do        (req_readline_do),      //input
    .req_readline_do        (req_readline_do),      //input
    .req_readline_done      (req_readline_done),    //output
    .req_readline_done      (req_readline_done),    //output
 
 
Line 314... Line 312...
wire [31:0]  resp_readcode_partial;
wire [31:0]  resp_readcode_partial;
wire         resp_readcode_partial_done;
wire         resp_readcode_partial_done;
 
 
link_readcode link_readcode_inst(
link_readcode link_readcode_inst(
    .clk                (clk),
    .clk                (clk),
    .rst_n              (rst_internal_n),
    .rst_n              (rst_n),
 
 
    // readcode REQ
    // readcode REQ
    .req_readcode_do                (req_readcode_do),            //input
    .req_readcode_do                (req_readcode_do),            //input
    .req_readcode_done              (req_readcode_done),          //output
    .req_readcode_done              (req_readcode_done),          //output
 
 
Line 353... Line 351...
wire [31:0]      resp_dcacheread_address;
wire [31:0]      resp_dcacheread_address;
wire [63:0]      resp_dcacheread_data;
wire [63:0]      resp_dcacheread_data;
 
 
link_dcacheread link_dcacheread_inst(
link_dcacheread link_dcacheread_inst(
    .clk                (clk),
    .clk                (clk),
    .rst_n              (rst_internal_n),
    .rst_n              (rst_n),
 
 
    // dcacheread REQ
    // dcacheread REQ
    .req_dcacheread_do                  (req_dcacheread_do),              //input
    .req_dcacheread_do                  (req_dcacheread_do),              //input
    .req_dcacheread_done                (req_dcacheread_done),            //output
    .req_dcacheread_done                (req_dcacheread_done),            //output
 
 
Line 394... Line 392...
wire              resp_dcachewrite_write_through;
wire              resp_dcachewrite_write_through;
wire  [31:0]      resp_dcachewrite_data;
wire  [31:0]      resp_dcachewrite_data;
 
 
link_dcachewrite link_dcachewrite_inst(
link_dcachewrite link_dcachewrite_inst(
    .clk                (clk),
    .clk                (clk),
    .rst_n              (rst_internal_n),
    .rst_n              (rst_n),
 
 
    // dcachewrite REQ
    // dcachewrite REQ
    .req_dcachewrite_do                 (req_dcachewrite_do),             //input
    .req_dcachewrite_do                 (req_dcachewrite_do),             //input
    .req_dcachewrite_done               (req_dcachewrite_done),           //output
    .req_dcachewrite_done               (req_dcachewrite_done),           //output
 
 
Line 576... Line 574...
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
 
 
dcache dcache_inst(
dcache dcache_inst(
    // global
    // global
    .clk                (clk),
    .clk                (clk),
    .rst_n              (rst_internal_n),
    .rst_n              (rst_n),
 
 
    //RESP:
    //RESP:
    .dcacheread_do              (resp_dcacheread_do),              //input
    .dcacheread_do              (resp_dcacheread_do),              //input
    .dcacheread_done            (resp_dcacheread_done),            //output
    .dcacheread_done            (resp_dcacheread_done),            //output
 
 
Line 657... Line 655...
 
 
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
 
 
dcache_to_icache_fifo dcache_to_icache_fifo_inst(
dcache_to_icache_fifo dcache_to_icache_fifo_inst(
    .clk            (clk),
    .clk            (clk),
    .rst_n          (rst_internal_n),
    .rst_n          (rst_n),
 
 
    //RESP:
    //RESP:
    .dcachetoicache_write_do        (dcachetoicache_write_do),        //input
    .dcachetoicache_write_do        (dcachetoicache_write_do),        //input
    .dcachetoicache_write_address   (dcachetoicache_write_address),   //input [31:0]
    .dcachetoicache_write_address   (dcachetoicache_write_address),   //input [31:0]
    //END
    //END
Line 676... Line 674...
 
 
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
 
 
icache icache_inst(
icache icache_inst(
    .clk            (clk),
    .clk            (clk),
    .rst_n          (rst_internal_n),
    .rst_n          (rst_n),
 
 
    //RESP:
    //RESP:
    .pr_reset       (pr_reset),   //input
    .pr_reset       (pr_reset),   //input
    //END
    //END
 
 
Line 725... Line 723...
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
 
 
memory_read memory_read_inst(
memory_read memory_read_inst(
    // global
    // global
    .clk                (clk),
    .clk                (clk),
    .rst_n              (rst_internal_n),
    .rst_n              (rst_n),
 
 
    // read step
    // read step
    .rd_reset           (rd_reset),   //input
    .rd_reset           (rd_reset),   //input
 
 
    //RESP:
    //RESP:
Line 766... Line 764...
 
 
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
 
 
memory_write memory_write_inst(
memory_write memory_write_inst(
    .clk                (clk),
    .clk                (clk),
    .rst_n              (rst_internal_n),
    .rst_n              (rst_n),
 
 
    // write step
    // write step
    .wr_reset           (wr_reset),   //input
    .wr_reset           (wr_reset),   //input
 
 
    //RESP:
    //RESP:
Line 806... Line 804...
 
 
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
 
 
prefetch prefetch_inst(
prefetch prefetch_inst(
    .clk                (clk),
    .clk                (clk),
    .rst_n              (rst_internal_n),
    .rst_n              (rst_n),
 
 
    .pr_reset       (pr_reset),   //input
    .pr_reset       (pr_reset),   //input
 
 
    // prefetch exported
    // prefetch exported
    .prefetch_cpl   (prefetch_cpl),        //input [1:0]
    .prefetch_cpl   (prefetch_cpl),        //input [1:0]
Line 834... Line 832...
 
 
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
 
 
prefetch_fifo prefetch_fifo_inst(
prefetch_fifo prefetch_fifo_inst(
    .clk            (clk),
    .clk            (clk),
    .rst_n          (rst_internal_n),
    .rst_n          (rst_n),
 
 
    .pr_reset       (pr_reset),   //input
    .pr_reset       (pr_reset),   //input
 
 
    //RESP:
    //RESP:
    .prefetchfifo_signal_limit_do    (prefetchfifo_signal_limit_do), //input
    .prefetchfifo_signal_limit_do    (prefetchfifo_signal_limit_do), //input
Line 865... Line 863...
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
 
 
 
 
prefetch_control prefetch_control_inst(
prefetch_control prefetch_control_inst(
    .clk                    (clk),
    .clk                    (clk),
    .rst_n                  (rst_internal_n),
    .rst_n                  (rst_n),
 
 
    .pr_reset       (pr_reset), //input //same as reset to icache
    .pr_reset       (pr_reset), //input //same as reset to icache
 
 
    //REQ:
    //REQ:
    .tlbcoderequest_do       (tlbcoderequest_do),      //output
    .tlbcoderequest_do       (tlbcoderequest_do),      //output
Line 904... Line 902...
 
 
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
 
 
tlb tlb_inst(
tlb tlb_inst(
    .clk                (clk),
    .clk                (clk),
    .rst_n              (rst_internal_n),
    .rst_n              (rst_n),
 
 
    .pr_reset       (pr_reset),   //input
    .pr_reset       (pr_reset),   //input
    .rd_reset       (rd_reset),   //input
    .rd_reset       (rd_reset),   //input
    .exe_reset      (exe_reset),  //input
    .exe_reset      (exe_reset),  //input
    .wr_reset       (wr_reset),   //input
    .wr_reset       (wr_reset),   //input

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.