Line 1... |
Line 1... |
# TCL File Generated by Component Editor 13.1
|
# TCL File Generated by Component Editor 14.0
|
# Thu Jan 16 22:27:48 CET 2014
|
# Mon Aug 18 20:36:09 CEST 2014
|
# DO NOT MODIFY
|
# DO NOT MODIFY
|
|
|
|
|
#
|
#
|
# driver_sd "driver_sd" v1.0
|
# driver_sd "driver_sd" v2.0
|
# 2014.01.16.22:27:48
|
# 2014.08.18.20:36:09
|
#
|
#
|
#
|
#
|
|
|
#
|
#
|
# request TCL package from ACDS 13.1
|
# request TCL package from ACDS 14.0
|
#
|
#
|
package require -exact qsys 13.1
|
package require -exact qsys 14.0
|
|
|
|
|
#
|
#
|
# module driver_sd
|
# module driver_sd
|
#
|
#
|
set_module_property DESCRIPTION ""
|
set_module_property DESCRIPTION ""
|
set_module_property NAME driver_sd
|
set_module_property NAME driver_sd
|
set_module_property VERSION 1.0
|
set_module_property VERSION 2.0
|
set_module_property INTERNAL false
|
set_module_property INTERNAL false
|
set_module_property OPAQUE_ADDRESS_MAP true
|
set_module_property OPAQUE_ADDRESS_MAP true
|
set_module_property GROUP ao486
|
set_module_property GROUP ao486
|
set_module_property AUTHOR ""
|
set_module_property AUTHOR ""
|
set_module_property DISPLAY_NAME driver_sd
|
set_module_property DISPLAY_NAME driver_sd
|
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
|
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
|
set_module_property EDITABLE true
|
set_module_property EDITABLE true
|
set_module_property ANALYZE_HDL AUTO
|
|
set_module_property REPORT_TO_TALKBACK false
|
set_module_property REPORT_TO_TALKBACK false
|
set_module_property ALLOW_GREYBOX_GENERATION false
|
set_module_property ALLOW_GREYBOX_GENERATION false
|
|
set_module_property REPORT_HIERARCHY false
|
|
|
|
|
#
|
#
|
# file sets
|
# file sets
|
#
|
#
|
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
|
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
|
set_fileset_property QUARTUS_SYNTH TOP_LEVEL driver_sd
|
set_fileset_property QUARTUS_SYNTH TOP_LEVEL driver_sd
|
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
|
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
|
|
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
|
|
add_fileset_file avalon_master.v VERILOG PATH avalon_master.v
|
|
add_fileset_file avalon_slave.v VERILOG PATH avalon_slave.v
|
|
add_fileset_file card_init.v VERILOG PATH card_init.v
|
|
add_fileset_file card_read.v VERILOG PATH card_read.v
|
|
add_fileset_file card_write.v VERILOG PATH card_write.v
|
|
add_fileset_file cmd.v VERILOG PATH cmd.v
|
|
add_fileset_file dat.v VERILOG PATH dat.v
|
add_fileset_file driver_sd.v VERILOG PATH driver_sd.v TOP_LEVEL_FILE
|
add_fileset_file driver_sd.v VERILOG PATH driver_sd.v TOP_LEVEL_FILE
|
|
|
|
|
#
|
#
|
# parameters
|
# parameters
|
Line 78... |
Line 86... |
set_interface_property avalon_slave_0 burstcountUnits WORDS
|
set_interface_property avalon_slave_0 burstcountUnits WORDS
|
set_interface_property avalon_slave_0 explicitAddressSpan 0
|
set_interface_property avalon_slave_0 explicitAddressSpan 0
|
set_interface_property avalon_slave_0 holdTime 0
|
set_interface_property avalon_slave_0 holdTime 0
|
set_interface_property avalon_slave_0 linewrapBursts false
|
set_interface_property avalon_slave_0 linewrapBursts false
|
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
|
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
|
|
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
|
set_interface_property avalon_slave_0 readLatency 0
|
set_interface_property avalon_slave_0 readLatency 0
|
set_interface_property avalon_slave_0 readWaitTime 1
|
set_interface_property avalon_slave_0 readWaitTime 1
|
set_interface_property avalon_slave_0 setupTime 0
|
set_interface_property avalon_slave_0 setupTime 0
|
set_interface_property avalon_slave_0 timingUnits Cycles
|
set_interface_property avalon_slave_0 timingUnits Cycles
|
set_interface_property avalon_slave_0 writeWaitTime 0
|
set_interface_property avalon_slave_0 writeWaitTime 0
|
Line 94... |
Line 103... |
add_interface_port avalon_slave_0 avs_address address Input 2
|
add_interface_port avalon_slave_0 avs_address address Input 2
|
add_interface_port avalon_slave_0 avs_read read Input 1
|
add_interface_port avalon_slave_0 avs_read read Input 1
|
add_interface_port avalon_slave_0 avs_readdata readdata Output 32
|
add_interface_port avalon_slave_0 avs_readdata readdata Output 32
|
add_interface_port avalon_slave_0 avs_write write Input 1
|
add_interface_port avalon_slave_0 avs_write write Input 1
|
add_interface_port avalon_slave_0 avs_writedata writedata Input 32
|
add_interface_port avalon_slave_0 avs_writedata writedata Input 32
|
add_interface_port avalon_slave_0 avs_waitrequest waitrequest Output 1
|
|
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
|
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
|
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
|
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
|
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
|
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
|
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0
|
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0
|
|
|
|
|
#
|
#
|
# connection point reset_sink
|
|
#
|
|
add_interface reset_sink reset end
|
|
set_interface_property reset_sink associatedClock clock
|
|
set_interface_property reset_sink synchronousEdges DEASSERT
|
|
set_interface_property reset_sink ENABLED true
|
|
set_interface_property reset_sink EXPORT_OF ""
|
|
set_interface_property reset_sink PORT_NAME_MAP ""
|
|
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
|
|
set_interface_property reset_sink SVD_ADDRESS_GROUP ""
|
|
|
|
add_interface_port reset_sink rst_n reset_n Input 1
|
|
|
|
|
|
#
|
|
# connection point avalon_master_0
|
# connection point avalon_master_0
|
#
|
#
|
add_interface avalon_master_0 avalon start
|
add_interface avalon_master_0 avalon start
|
set_interface_property avalon_master_0 addressUnits SYMBOLS
|
set_interface_property avalon_master_0 addressUnits SYMBOLS
|
set_interface_property avalon_master_0 associatedClock clock
|
set_interface_property avalon_master_0 associatedClock clock
|
Line 131... |
Line 124... |
set_interface_property avalon_master_0 doStreamReads false
|
set_interface_property avalon_master_0 doStreamReads false
|
set_interface_property avalon_master_0 doStreamWrites false
|
set_interface_property avalon_master_0 doStreamWrites false
|
set_interface_property avalon_master_0 holdTime 0
|
set_interface_property avalon_master_0 holdTime 0
|
set_interface_property avalon_master_0 linewrapBursts false
|
set_interface_property avalon_master_0 linewrapBursts false
|
set_interface_property avalon_master_0 maximumPendingReadTransactions 0
|
set_interface_property avalon_master_0 maximumPendingReadTransactions 0
|
|
set_interface_property avalon_master_0 maximumPendingWriteTransactions 0
|
set_interface_property avalon_master_0 readLatency 0
|
set_interface_property avalon_master_0 readLatency 0
|
set_interface_property avalon_master_0 readWaitTime 1
|
set_interface_property avalon_master_0 readWaitTime 1
|
set_interface_property avalon_master_0 setupTime 0
|
set_interface_property avalon_master_0 setupTime 0
|
set_interface_property avalon_master_0 timingUnits Cycles
|
set_interface_property avalon_master_0 timingUnits Cycles
|
set_interface_property avalon_master_0 writeWaitTime 0
|
set_interface_property avalon_master_0 writeWaitTime 0
|
Line 152... |
Line 146... |
add_interface_port avalon_master_0 avm_writedata writedata Output 32
|
add_interface_port avalon_master_0 avm_writedata writedata Output 32
|
add_interface_port avalon_master_0 avm_address address Output 32
|
add_interface_port avalon_master_0 avm_address address Output 32
|
|
|
|
|
#
|
#
|
# connection point export_sd
|
# connection point reset_sink
|
#
|
#
|
add_interface export_sd conduit end
|
add_interface reset_sink reset end
|
set_interface_property export_sd associatedClock clock
|
set_interface_property reset_sink associatedClock clock
|
set_interface_property export_sd associatedReset reset_sink
|
set_interface_property reset_sink synchronousEdges DEASSERT
|
set_interface_property export_sd ENABLED true
|
set_interface_property reset_sink ENABLED true
|
set_interface_property export_sd EXPORT_OF ""
|
set_interface_property reset_sink EXPORT_OF ""
|
set_interface_property export_sd PORT_NAME_MAP ""
|
set_interface_property reset_sink PORT_NAME_MAP ""
|
set_interface_property export_sd CMSIS_SVD_VARIABLES ""
|
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
|
set_interface_property export_sd SVD_ADDRESS_GROUP ""
|
set_interface_property reset_sink SVD_ADDRESS_GROUP ""
|
|
|
add_interface_port export_sd sd_clk export Output 1
|
add_interface_port reset_sink rst_n reset_n Input 1
|
add_interface_port export_sd sd_dat export Bidir 4
|
|
add_interface_port export_sd sd_cmd export Bidir 1
|
|
|
#
|
|
# connection point conduit_cmd
|
|
#
|
|
add_interface conduit_cmd conduit end
|
|
set_interface_property conduit_cmd associatedClock clock
|
|
set_interface_property conduit_cmd associatedReset reset_sink
|
|
set_interface_property conduit_cmd ENABLED true
|
|
set_interface_property conduit_cmd EXPORT_OF ""
|
|
set_interface_property conduit_cmd PORT_NAME_MAP ""
|
|
set_interface_property conduit_cmd CMSIS_SVD_VARIABLES ""
|
|
set_interface_property conduit_cmd SVD_ADDRESS_GROUP ""
|
|
|
|
add_interface_port conduit_cmd sd_cmd export Bidir 1
|
|
|
|
|
|
#
|
|
# connection point conduit_dat
|
|
#
|
|
add_interface conduit_dat conduit end
|
|
set_interface_property conduit_dat associatedClock clock
|
|
set_interface_property conduit_dat associatedReset reset_sink
|
|
set_interface_property conduit_dat ENABLED true
|
|
set_interface_property conduit_dat EXPORT_OF ""
|
|
set_interface_property conduit_dat PORT_NAME_MAP ""
|
|
set_interface_property conduit_dat CMSIS_SVD_VARIABLES ""
|
|
set_interface_property conduit_dat SVD_ADDRESS_GROUP ""
|
|
|
|
add_interface_port conduit_dat sd_dat export Bidir 4
|
|
|
|
|
|
#
|
|
# connection point conduit_clk
|
|
#
|
|
add_interface conduit_clk conduit end
|
|
set_interface_property conduit_clk associatedClock clock
|
|
set_interface_property conduit_clk associatedReset reset_sink
|
|
set_interface_property conduit_clk ENABLED true
|
|
set_interface_property conduit_clk EXPORT_OF ""
|
|
set_interface_property conduit_clk PORT_NAME_MAP ""
|
|
set_interface_property conduit_clk CMSIS_SVD_VARIABLES ""
|
|
set_interface_property conduit_clk SVD_ADDRESS_GROUP ""
|
|
|
|
add_interface_port conduit_clk sd_clk export Output 1
|
|
|
|
|
No newline at end of file
|
No newline at end of file
|