URL
https://opencores.org/ocsvn/apb_mstr/apb_mstr/trunk
[/] [apb_mstr/] [trunk/] [src/] [base/] [axi2apb_mux.v] - Diff between revs 5 and 8
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 5 |
Rev 8 |
Line 66... |
Line 66... |
reg [SLV_BITS-1:0] slave_num;
|
reg [SLV_BITS-1:0] slave_num;
|
|
|
always @(*)
|
always @(*)
|
begin
|
begin
|
casex (cmd_addr[ADDR_MSB:ADDR_LSB])
|
casex (cmd_addr[ADDR_MSB:ADDR_LSB])
|
DEC_ADDRSX : slave_num = SLV_BITS'dSX;
|
DEC_BITSDEC_ADDRSX : slave_num = SLV_BITS'dSX;
|
|
|
default : slave_num = SLV_BITS'dSLAVE_NUM; //decode error
|
default : slave_num = SLV_BITS'dSLAVE_NUM; //decode error
|
endcase
|
endcase
|
end
|
end
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.