URL
https://opencores.org/ocsvn/apbi2c/apbi2c/trunk
[/] [apbi2c/] [trunk/] [rtl/] [apb.v] - Diff between revs 2 and 12
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 2 |
Rev 12 |
| Line 111... |
Line 111... |
|
|
|
|
);
|
);
|
|
|
//ENABLE WRITE ON TX FIFO
|
//ENABLE WRITE ON TX FIFO
|
assign WR_ENA = (PWRITE == 1'b1 & PENABLE == 1'b1 & PADDR == 32'd0)? 1'b1:1'b0;
|
assign WR_ENA = (PWRITE == 1'b1 & PENABLE == 1'b1 & PADDR == 32'd0 & PSELx == 1'b1)? 1'b1:1'b0;
|
|
|
//ENABLE READ ON RX FIFO
|
//ENABLE READ ON RX FIFO
|
assign RD_ENA = (PWRITE == 1'b0 & PENABLE == 1'b1 & PADDR == 32'd4)? 1'b1:1'b0;
|
assign RD_ENA = (PWRITE == 1'b0 & PENABLE == 1'b1 & PADDR == 32'd4 & PSELx == 1'b1)? 1'b1:1'b0;
|
|
|
//WRITE ON I2C MODULE
|
//WRITE ON I2C MODULE
|
assign PREADY = ((WR_ENA == 1'b1 | RD_ENA == 1'b1 | PADDR == 32'd8) & (PENABLE == 1'b1 & PSELx == 1'b1))? 1'b1:1'b0;
|
assign PREADY = ((WR_ENA == 1'b1 | RD_ENA == 1'b1 | PADDR == 32'd8) & (PENABLE == 1'b1 & PSELx == 1'b1))? 1'b1:1'b0;
|
|
|
//INPUT TO WRITE ON TX FIFO
|
//INPUT TO WRITE ON TX FIFO
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.