URL
https://opencores.org/ocsvn/astron_mm/astron_mm/trunk
[/] [astron_mm/] [trunk/] [common_reg_cross_domain.vhd] - Diff between revs 3 and 4
Show entire file |
Details |
Blame |
View Log
Rev 3 |
Rev 4 |
Line 16... |
Line 16... |
-- See the License for the specific language governing permissions and
|
-- See the License for the specific language governing permissions and
|
-- limitations under the License.
|
-- limitations under the License.
|
--
|
--
|
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------
|
|
|
LIBRARY IEEE, common_pkg_lib, common_components_lib, common_ram_lib;
|
LIBRARY IEEE, common_pkg_lib, common_components_lib, astron_ram_lib;
|
USE IEEE.std_logic_1164.ALL;
|
USE IEEE.std_logic_1164.ALL;
|
USE IEEE.numeric_std.ALL;
|
USE IEEE.numeric_std.ALL;
|
USE common_pkg_lib.common_pkg.ALL;
|
USE common_pkg_lib.common_pkg.ALL;
|
USE common_ram_lib.common_ram_pkg.ALL;
|
USE astron_ram_lib.common_ram_pkg.ALL;
|
|
|
-- Purpose: Get in_dat from in_clk to out_clk domain when in_new is asserted.
|
-- Purpose: Get in_dat from in_clk to out_clk domain when in_new is asserted.
|
-- Remarks:
|
-- Remarks:
|
-- . If in_new is a pulse, then new in_dat is available after g_in_new_latency.
|
-- . If in_new is a pulse, then new in_dat is available after g_in_new_latency.
|
-- . It is also allowed to hold in_new high, then out_new will pulse once for
|
-- . It is also allowed to hold in_new high, then out_new will pulse once for
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.