URL
https://opencores.org/ocsvn/astron_ram/astron_ram/trunk
[/] [astron_ram/] [trunk/] [ip_stratixiv_ram_cr_cw.vhd] - Diff between revs 2 and 4
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 4 |
Line 31... |
Line 31... |
--programming logic devices manufactured by Altera and sold by
|
--programming logic devices manufactured by Altera and sold by
|
--Altera or its authorized distributors. Please refer to the
|
--Altera or its authorized distributors. Please refer to the
|
--applicable agreement for further details.
|
--applicable agreement for further details.
|
|
|
|
|
LIBRARY ieee;
|
LIBRARY ieee, common_pkg_lib;
|
USE ieee.std_logic_1164.all;
|
USE ieee.std_logic_1164.all;
|
|
USE common_pkg_lib.common_pkg.ALL;
|
|
|
LIBRARY altera_mf;
|
LIBRARY altera_mf;
|
USE altera_mf.all;
|
USE altera_mf.all;
|
|
|
LIBRARY technology_lib;
|
--LIBRARY technology_lib;
|
USE technology_lib.technology_pkg.ALL;
|
--USE technology_lib.technology_pkg.ALL;
|
|
|
ENTITY ip_stratixiv_ram_cr_cw IS
|
ENTITY ip_stratixiv_ram_cr_cw IS
|
GENERIC (
|
GENERIC (
|
g_adr_w : NATURAL := 5;
|
g_adr_w : NATURAL := 5;
|
g_dat_w : NATURAL := 8;
|
g_dat_w : NATURAL := 8;
|
Line 65... |
Line 66... |
END ip_stratixiv_ram_cr_cw;
|
END ip_stratixiv_ram_cr_cw;
|
|
|
|
|
ARCHITECTURE SYN OF ip_stratixiv_ram_cr_cw IS
|
ARCHITECTURE SYN OF ip_stratixiv_ram_cr_cw IS
|
|
|
CONSTANT c_outdata_reg_b : STRING := tech_sel_a_b(g_rd_latency=1, "UNREGISTERED", "CLOCK1");
|
CONSTANT c_outdata_reg_b : STRING := sel_a_b(g_rd_latency=1, "UNREGISTERED", "CLOCK1");
|
|
|
SIGNAL sub_wire0 : STD_LOGIC_VECTOR (g_dat_w-1 DOWNTO 0);
|
SIGNAL sub_wire0 : STD_LOGIC_VECTOR (g_dat_w-1 DOWNTO 0);
|
|
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.