OpenCores
URL https://opencores.org/ocsvn/async_sdm_noc/async_sdm_noc/trunk

Subversion Repositories async_sdm_noc

[/] [async_sdm_noc/] [branches/] [clos_opt/] [clos_opt/] [syn/] [script/] [source.tcl] - Diff between revs 57 and 76

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 57 Rev 76
Line 11... Line 11...
# Source files for the wormhole/SDM routers
# Source files for the wormhole/SDM routers
# 
# 
# History:
# History:
# 26/05/2011  Initial version. <wsong83@gmail.com>
# 26/05/2011  Initial version. <wsong83@gmail.com>
# 02/06/2011  Use separated comp4 file. <wsong83@gmail.com>
# 02/06/2011  Use separated comp4 file. <wsong83@gmail.com>
 
# 21/07/2011  Buffered Clos switch. <wsong83@gmail.com>
 
 
# the common verilog source files between VC and SDM
# the common verilog source files between VC and SDM
analyze -format verilog   ../../common/src/cell_lib.v
analyze -format verilog   ../../common/src/cell_lib.v
analyze -format verilog   ../../common/src/ctree.v
analyze -format verilog   ../../common/src/ctree.v
analyze -format sverilog  ../../common/src/dcb.v
analyze -format sverilog  ../../common/src/dcb.v
analyze -format sverilog  ../../common/src/dcb_xy.v
analyze -format sverilog  ../../common/src/dcb_xy.v
analyze -format sverilog  ../../common/src/dclos.v
 
analyze -format sverilog  ../../common/src/mnma.v
analyze -format sverilog  ../../common/src/mnma.v
analyze -format sverilog  ../../common/src/mrma.v
analyze -format sverilog  ../../common/src/mrma.v
analyze -format verilog   ../../common/src/mutex_arb.v
analyze -format verilog   ../../common/src/mutex_arb.v
analyze -format sverilog  ../../common/src/pipe4.v
analyze -format sverilog  ../../common/src/pipe4.v
 
analyze -format verilog   ../../common/src/pipen.v
 
analyze -format verilog   ../../common/src/ppc.v
analyze -format sverilog  ../../common/src/rcb.v
analyze -format sverilog  ../../common/src/rcb.v
analyze -format verilog   ../../common/src/tree_arb.v
analyze -format verilog   ../../common/src/tree_arb.v
analyze -format verilog   ../../common/src/comp4.v
analyze -format verilog   ../../common/src/comp4.v
 
 
# the private code of wormhole/SDM routers
# the private code of wormhole/SDM routers
analyze -format sverilog  ../src/clos_sch.v
analyze -format sverilog  ../../sdm/src/cm_alloc.v
analyze -format sverilog  ../src/cm_alloc.v
analyze -format sverilog  ../../sdm/src/im_alloc.v
analyze -format sverilog  ../src/im_alloc.v
analyze -format sverilog  ../src/im.v
 
analyze -format sverilog  ../src/cm.v
 
analyze -format sverilog  ../src/clos_buf.v
analyze -format sverilog  ../src/input_buf.v
analyze -format sverilog  ../src/input_buf.v
analyze -format sverilog  ../src/output_buf.v
analyze -format sverilog  ../src/output_buf.v
analyze -format sverilog  ../src/router.v
analyze -format sverilog  ../src/router.v
analyze -format sverilog  ../src/sdm_sch.v
 
analyze -format sverilog  ../src/subc_ctl.v
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.