URL
https://opencores.org/ocsvn/async_sdm_noc/async_sdm_noc/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 26 |
Rev 27 |
Line 20... |
Line 20... |
05/09/2009 Initial version. <wsong83@gmail.com>
|
05/09/2009 Initial version. <wsong83@gmail.com>
|
10/10/2009 Add the reset port. <wsong83@gmail.com>
|
10/10/2009 Add the reset port. <wsong83@gmail.com>
|
05/11/2009 Speed up the arbiter. <wsong83@gmail.com>
|
05/11/2009 Speed up the arbiter. <wsong83@gmail.com>
|
10/06/2010 [Major] change to use PIM structure. <wsong83@gmail.com>
|
10/06/2010 [Major] change to use PIM structure. <wsong83@gmail.com>
|
23/08/2010 Fix the non-QDI request withdraw process. <wsong83@gmail.com>
|
23/08/2010 Fix the non-QDI request withdraw process. <wsong83@gmail.com>
|
25/05/2011 Clean up for opensource. <wsong83@gmail.com>
|
27/05/2011 Clean up for opensource. <wsong83@gmail.com>
|
|
|
*/
|
*/
|
|
|
// the router structure definitions
|
// the router structure definitions
|
`include "define.v"
|
`include "define.v"
|
Line 116... |
Line 116... |
|
|
for(i=0; i<VCN; i++) begin: IPC
|
for(i=0; i<VCN; i++) begin: IPC
|
assign IPr[i] = |IMr[i];
|
assign IPr[i] = |IMr[i];
|
end
|
end
|
endgenerate
|
endgenerate
|
|
|
|
assign OPrst_n[0] = rst_n;
|
|
|
`endif // !`ifndef ENABLE_MRMA
|
`endif // !`ifndef ENABLE_MRMA
|
|
|
endmodule // im_alloc
|
endmodule // im_alloc
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.