URL
https://opencores.org/ocsvn/async_sdm_noc/async_sdm_noc/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 40 |
Rev 42 |
Line 84... |
Line 84... |
// output data buffer
|
// output data buffer
|
generate
|
generate
|
for(gsub=0; gsub<SCN; gsub++) begin:SC
|
for(gsub=0; gsub<SCN; gsub++) begin:SC
|
pipe4 #(.DW(2))
|
pipe4 #(.DW(2))
|
L0D (
|
L0D (
|
.dia ( diad[gsub] ),
|
.ia ( diad[gsub] ),
|
.do0 ( do0[gsub] ),
|
.o0 ( do0[gsub] ),
|
.do1 ( do1[gsub] ),
|
.o1 ( do1[gsub] ),
|
.do2 ( do2[gsub] ),
|
.o2 ( do2[gsub] ),
|
.do3 ( do3[gsub] ),
|
.o3 ( do3[gsub] ),
|
.di0 ( di0[gsub] ),
|
.i0 ( di0[gsub] ),
|
.di1 ( di1[gsub] ),
|
.i1 ( di1[gsub] ),
|
.di2 ( di2[gsub] ),
|
.i2 ( di2[gsub] ),
|
.di3 ( di3[gsub] ),
|
.i3 ( di3[gsub] ),
|
.doa ( doan[gsub] )
|
.oa ( doan[gsub] )
|
);
|
);
|
assign doan[gsub] = (~doa)&rstn;
|
assign doan[gsub] = (~doa)&rstn;
|
end // block: SC
|
end // block: SC
|
endgenerate
|
endgenerate
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.