URL
https://opencores.org/ocsvn/async_sdm_noc/async_sdm_noc/trunk
Show entire file |
Details |
Blame |
View Log
| Rev 28 |
Rev 37 |
| Line 10... |
Line 10... |
#
|
#
|
# Synthesis script
|
# Synthesis script
|
# currently using the Nangate 45nm cell lib.
|
# currently using the Nangate 45nm cell lib.
|
#
|
#
|
# History:
|
# History:
|
# 26/05/2009 Initial version. <wsong83@gmail.com>
|
# 31/05/2009 Initial version. <wsong83@gmail.com>
|
|
|
set rm_top router
|
set rm_top router
|
set rm_para "VCN=>1, DW=>8, IPD=>1, OPD=>1"
|
set rm_para "VCN=>1, DW=>8, IPD=>1, OPD=>1"
|
|
|
# working directory
|
# working directory
|
| Line 34... |
Line 34... |
# read in source codes
|
# read in source codes
|
source script/source.tcl
|
source script/source.tcl
|
|
|
# elaborate the design
|
# elaborate the design
|
elaborate ${rm_top} -parameters ${rm_para}
|
elaborate ${rm_top} -parameters ${rm_para}
|
|
rename_design ${current_design} router
|
|
|
link
|
link
|
|
|
check_design
|
check_design
|
|
|
| Line 56... |
Line 57... |
define_name_rules verilog -allowed "A-Za-z0-9_" -first_restricted "\\"
|
define_name_rules verilog -allowed "A-Za-z0-9_" -first_restricted "\\"
|
change_name -rules verilog -hierarchy
|
change_name -rules verilog -hierarchy
|
|
|
write -format verilog -hierarchy -out file/${current_design}_syn.v $current_design
|
write -format verilog -hierarchy -out file/${current_design}_syn.v $current_design
|
write_sdf -significant_digits 5 file/${current_design}.sdf
|
write_sdf -significant_digits 5 file/${current_design}.sdf
|
write_sdc file/${current_design}.sdc
|
|
|
|
report_constraints -verbose
|
report_constraints -verbose
|
|
|
report_constraints
|
report_constraints
|
report_area
|
report_area
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.