URL
https://opencores.org/ocsvn/axi4_tlm_bfm/axi4_tlm_bfm/trunk
Show entire file |
Details |
Blame |
View Log
| Rev 17 |
Rev 24 |
| Line 154... |
Line 154... |
-- cSysReq:
|
-- cSysReq:
|
-- cSysAck:
|
-- cSysAck:
|
-- cActive:
|
-- cActive:
|
-- end record tAxiTransactor_lp;
|
-- end record tAxiTransactor_lp;
|
|
|
-- type axiBfmStatesTx is (idle,sendAddr,startOfPacket,payload,endOfPacket,endOfTx);
|
type t_fsm is (idle,sendAddr,startOfPacket,payload,endOfPacket,endOfTx);
|
type axiBfmStatesTx is (idle,payload,endOfTx);
|
type axiBfmStatesTx is (idle,payload,endOfTx);
|
type axiBfmStatesRx is (idle,checkAddr,startOfPacket,payload);
|
type axiBfmStatesRx is (idle,checkAddr,startOfPacket,payload);
|
|
|
|
function to_std_logic_vector(fsm:axiBfmStatesTx) return std_logic_vector;
|
end package axiTLM;
|
end package axiTLM;
|
|
|
package body axiTLM is
|
package body axiTLM is
|
|
function to_std_logic_vector(fsm:axiBfmStatesTx) return std_logic_vector is
|
|
variable r:std_logic_vector(1 downto 0);
|
|
begin
|
|
case fsm is
|
|
when idle=> r:=2x"0";
|
|
when payload=> r:=2x"1";
|
|
when endOfTx=> r:=2x"2";
|
|
when others=> null;
|
|
end case;
|
|
return r;
|
|
end function to_std_logic_vector;
|
end package body axiTLM;
|
end package body axiTLM;
|
|
|
|
|
/* AXI Transactor API.
|
/* AXI Transactor API.
|
* Generally, transactors are high-level bus interface models that perform
|
* Generally, transactors are high-level bus interface models that perform
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.