URL
https://opencores.org/ocsvn/axi_slave/axi_slave/trunk
[/] [axi_slave/] [trunk/] [src/] [base/] [axi_slave_cmd_fifo.v] - Diff between revs 2 and 10
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 10 |
Line 61... |
Line 61... |
input READY;
|
input READY;
|
input LAST;
|
input LAST;
|
|
|
output [ADDR_BITS-1:0] cmd_addr;
|
output [ADDR_BITS-1:0] cmd_addr;
|
output [ID_BITS-1:0] cmd_id;
|
output [ID_BITS-1:0] cmd_id;
|
output [1:0] cmd_size;
|
output [SIZE_BITS-1:0] cmd_size;
|
output [LEN_BITS-1:0] cmd_len;
|
output [LEN_BITS-1:0] cmd_len;
|
output [1:0] cmd_resp;
|
output [1:0] cmd_resp;
|
output cmd_timeout;
|
output cmd_timeout;
|
output cmd_ready;
|
output cmd_ready;
|
output cmd_empty;
|
output cmd_empty;
|
Line 109... |
Line 109... |
assign push = AVALID & AREADY;
|
assign push = AVALID & AREADY;
|
assign pop = VALID & READY & LAST;
|
assign pop = VALID & READY & LAST;
|
|
|
|
|
CREATE prgen_fifo.v DEFCMD(DEFINE STUB)
|
CREATE prgen_fifo.v DEFCMD(DEFINE STUB)
|
prgen_fifo_stub #(ADDR_BITS+ID_BITS+LEN_BITS+2+2+1, DEPTH)
|
prgen_fifo_stub #(ADDR_BITS+ID_BITS+SIZE_BITS+LEN_BITS+2+1, DEPTH)
|
cmd_fifo(
|
cmd_fifo(
|
.clk(clk),
|
.clk(clk),
|
.reset(reset),
|
.reset(reset),
|
.push(push),
|
.push(push),
|
.pop(pop),
|
.pop(pop),
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.