URL
https://opencores.org/ocsvn/camellia-vhdl/camellia-vhdl/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 7 |
Line 1... |
Line 1... |
|
|
--------------------------------------------------------------------------------
|
--------------------------------------------------------------------------------
|
-- Designer: Paolo Fulgoni <pfulgoni@opencores.org>
|
-- Designer: Paolo Fulgoni <pfulgoni@opencores.org>
|
--
|
--
|
-- Create Date: 09/14/2007
|
-- Create Date: 09/14/2007
|
-- Last Update: 10/08/2007
|
-- Last Update: 04/09/2008
|
-- Project Name: camellia-vhdl
|
-- Project Name: camellia-vhdl
|
-- Description: FL and FL^-1 functions, for 128/192/256-bit key en/decryption
|
-- Description: FL and FL^-1 functions, for 128/192/256-bit key en/decryption
|
--
|
--
|
-- Copyright (C) 2007 Paolo Fulgoni
|
-- Copyright (C) 2007 Paolo Fulgoni
|
-- This file is part of camellia-vhdl.
|
-- This file is part of camellia-vhdl.
|
Line 100... |
Line 100... |
|
|
if (reset = '1') then
|
if (reset = '1') then
|
reg_fl_in <= (others=>'0');
|
reg_fl_in <= (others=>'0');
|
reg_fli_in <= (others=>'0');
|
reg_fli_in <= (others=>'0');
|
else
|
else
|
if (clk'event and clk = '1') then -- rising clock edge
|
if (rising_edge(clk)) then -- rising clock edge
|
reg_fl_in <= fl_in;
|
reg_fl_in <= fl_in;
|
reg_fli_in <= fli_in;
|
reg_fli_in <= fli_in;
|
end if;
|
end if;
|
end if;
|
end if;
|
end process;
|
end process;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.