OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_10/] [rtl/] [verilog/] [can_top.v] - Diff between revs 67 and 71

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 67 Rev 71
Line 48... Line 48...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.31  2003/03/26 11:19:46  mohor
 
// CAN interrupt is active low.
 
//
// Revision 1.30  2003/03/20 17:01:17  mohor
// Revision 1.30  2003/03/20 17:01:17  mohor
// unix.
// unix.
//
//
// Revision 1.28  2003/03/14 19:36:48  mohor
// Revision 1.28  2003/03/14 19:36:48  mohor
// can_cs signal used for generation of the cs.
// can_cs signal used for generation of the cs.
Line 178... Line 181...
  clk_i,
  clk_i,
  rx_i,
  rx_i,
  tx_o,
  tx_o,
  irq_on,
  irq_on,
  clkout_o
  clkout_o
 
  // Bist
 
`ifdef CAN_BIST
 
  ,
 
  // debug chain signals
 
  scanb_rst,      // bist scan reset
 
  scanb_clk,      // bist scan clock
 
  scanb_si,       // bist scan serial in
 
  scanb_so,       // bist scan serial out
 
  scanb_en        // bist scan shift enable
 
`endif
);
);
 
 
parameter Tp = 1;
parameter Tp = 1;
 
 
`ifdef CAN_WISHBONE_IF
`ifdef CAN_WISHBONE_IF
Line 222... Line 235...
input        rx_i;
input        rx_i;
output       tx_o;
output       tx_o;
output       irq_on;
output       irq_on;
output       clkout_o;
output       clkout_o;
 
 
 
// Bist
 
`ifdef CAN_BIST
 
input   scanb_rst;      // bist scan reset
 
input   scanb_clk;      // bist scan clock
 
input   scanb_si;       // bist scan serial in
 
output  scanb_so;       // bist scan serial out
 
input   scanb_en;       // bist scan shift enable
 
`endif
 
 
reg          data_out_fifo_selected;
reg          data_out_fifo_selected;
 
 
 
 
wire         irq_o;
wire         irq_o;
wire   [7:0] data_out_fifo;
wire   [7:0] data_out_fifo;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.