OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_16/] [rtl/] [verilog/] [can_bsp.v] - Diff between revs 93 and 95

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 93 Rev 95
Line 48... Line 48...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.34  2003/06/22 09:43:03  mohor
 
// synthesis full_case parallel_case fixed.
 
//
// Revision 1.33  2003/06/21 12:16:30  mohor
// Revision 1.33  2003/06/21 12:16:30  mohor
// paralel_case and full_case compiler directives added to case statements.
// paralel_case and full_case compiler directives added to case statements.
//
//
// Revision 1.32  2003/06/17 14:28:32  mohor
// Revision 1.32  2003/06/17 14:28:32  mohor
// Form error was detected when stuff bit occured at the end of crc.
// Form error was detected when stuff bit occured at the end of crc.
Line 282... Line 285...
 
 
  /* Tx signal */
  /* Tx signal */
  tx,
  tx,
  tx_oen
  tx_oen
 
 
 
  /* Bist */
 
`ifdef CAN_BIST
 
  ,
 
  scanb_rst,
 
  scanb_clk,
 
  scanb_si,
 
  scanb_so,
 
  scanb_en
 
`endif
);
);
 
 
parameter Tp = 1;
parameter Tp = 1;
 
 
input         clk;
input         clk;
Line 393... Line 405...
 
 
/* Tx signal */
/* Tx signal */
output        tx;
output        tx;
output        tx_oen;
output        tx_oen;
 
 
 
/* Bist */
 
`ifdef CAN_BIST
 
input         scanb_rst;
 
input         scanb_clk;
 
input         scanb_si;
 
output        scanb_so;
 
input         scanb_en;
 
`endif
 
 
reg           reset_mode_q;
reg           reset_mode_q;
reg     [5:0] bit_cnt;
reg     [5:0] bit_cnt;
 
 
reg     [3:0] data_len;
reg     [3:0] data_len;
reg    [28:0] id;
reg    [28:0] id;
Line 1348... Line 1369...
  .release_buffer(release_buffer),
  .release_buffer(release_buffer),
  .extended_mode(extended_mode),
  .extended_mode(extended_mode),
  .overrun(overrun),
  .overrun(overrun),
  .info_empty(info_empty),
  .info_empty(info_empty),
  .info_cnt(rx_message_counter)
  .info_cnt(rx_message_counter)
 
 
 
`ifdef CAN_BIST
 
  ,
 
  .scanb_rst(scanb_rst),
 
  .scanb_clk(scanb_clk),
 
  .scanb_si(scanb_si),
 
  .scanb_so(scanb_so),
 
  .scanb_en(scanb_en)
 
`endif
);
);
 
 
 
 
// Transmitting error frame.
// Transmitting error frame.
always @ (posedge clk or posedge rst)
always @ (posedge clk or posedge rst)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.