OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_22/] [rtl/] [verilog/] [can_defines.v] - Diff between revs 137 and 141

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 137 Rev 141
Line 48... Line 48...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.13  2004/02/08 14:28:03  mohor
 
// Header changed.
 
//
// Revision 1.12  2003/10/17 05:55:20  markom
// Revision 1.12  2003/10/17 05:55:20  markom
// mbist signals updated according to newest convention
// mbist signals updated according to newest convention
//
//
// Revision 1.11  2003/09/05 12:46:42  mohor
// Revision 1.11  2003/09/05 12:46:42  mohor
// ALTERA_RAM supported.
// ALTERA_RAM supported.
Line 95... Line 98...
// Uncomment following line if you want to use WISHBONE interface. Otherwise
// Uncomment following line if you want to use WISHBONE interface. Otherwise
// 8051 interface is used.
// 8051 interface is used.
// `define   CAN_WISHBONE_IF
// `define   CAN_WISHBONE_IF
 
 
// Uncomment following line if you want to use CAN in Actel APA devices (embedded memory used)
// Uncomment following line if you want to use CAN in Actel APA devices (embedded memory used)
 `define   ACTEL_APA_RAM
// `define   ACTEL_APA_RAM
 
 
// Uncomment following line if you want to use CAN in Altera devices (embedded memory used)
// Uncomment following line if you want to use CAN in Altera devices (embedded memory used)
// `define   ALTERA_RAM
// `define   ALTERA_RAM
 
 
// Uncomment following line if you want to use CAN in Xilinx devices (embedded memory used)
// Uncomment following line if you want to use CAN in Xilinx devices (embedded memory used)
Line 111... Line 114...
 
 
// Uncomment the following line when RAM BIST is needed (ASIC implementation)
// Uncomment the following line when RAM BIST is needed (ASIC implementation)
//`define CAN_BIST                    // Bist (for ASIC implementation)
//`define CAN_BIST                    // Bist (for ASIC implementation)
 
 
/* width of MBIST control bus */
/* width of MBIST control bus */
`define CAN_MBIST_CTRL_WIDTH 3
//`define CAN_MBIST_CTRL_WIDTH 3
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.