OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_6/] [rtl/] [verilog/] [can_top.v] - Diff between revs 71 and 75

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 71 Rev 75
Line 48... Line 48...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.32  2003/06/09 11:32:36  mohor
 
// Ports added for the CAN_BIST.
 
//
// Revision 1.31  2003/03/26 11:19:46  mohor
// Revision 1.31  2003/03/26 11:19:46  mohor
// CAN interrupt is active low.
// CAN interrupt is active low.
//
//
// Revision 1.30  2003/03/20 17:01:17  mohor
// Revision 1.30  2003/03/20 17:01:17  mohor
// unix.
// unix.
Line 339... Line 342...
wire         sample_point;
wire         sample_point;
wire         sampled_bit;
wire         sampled_bit;
wire         sampled_bit_q;
wire         sampled_bit_q;
wire         tx_point;
wire         tx_point;
wire         hard_sync;
wire         hard_sync;
wire         resync;
wire         go_seg1;
 
 
 
 
/* output from can_bsp module */
/* output from can_bsp module */
wire         rx_idle;
wire         rx_idle;
wire         transmitting;
wire         transmitting;
 
wire         overjump_sync_seg;
wire         last_bit_of_inter;
wire         last_bit_of_inter;
wire         set_reset_mode;
wire         set_reset_mode;
wire         node_bus_off;
wire         node_bus_off;
wire         error_status;
wire         error_status;
wire   [7:0] rx_err_cnt;
wire   [7:0] rx_err_cnt;
Line 518... Line 521...
  .sample_point(sample_point),
  .sample_point(sample_point),
  .sampled_bit(sampled_bit),
  .sampled_bit(sampled_bit),
  .sampled_bit_q(sampled_bit_q),
  .sampled_bit_q(sampled_bit_q),
  .tx_point(tx_point),
  .tx_point(tx_point),
  .hard_sync(hard_sync),
  .hard_sync(hard_sync),
  .resync(resync),
  .go_seg1(go_seg1),
 
 
 
 
  /* output from can_bsp module */
  /* output from can_bsp module */
  .rx_idle(rx_idle),
  .rx_idle(rx_idle),
  .transmitting(transmitting),
  .transmitting(transmitting),
 
  .overjump_sync_seg(overjump_sync_seg),
  .last_bit_of_inter(last_bit_of_inter)
  .last_bit_of_inter(last_bit_of_inter)
 
 
 
 
 
 
);
);
Line 543... Line 547...
  .sample_point(sample_point),
  .sample_point(sample_point),
  .sampled_bit(sampled_bit),
  .sampled_bit(sampled_bit),
  .sampled_bit_q(sampled_bit_q),
  .sampled_bit_q(sampled_bit_q),
  .tx_point(tx_point),
  .tx_point(tx_point),
  .hard_sync(hard_sync),
  .hard_sync(hard_sync),
 
  .go_seg1(go_seg1),
 
 
  .addr(addr),
  .addr(addr),
  .data_in(data_in),
  .data_in(data_in),
  .data_out(data_out_fifo),
  .data_out(data_out_fifo),
  .fifo_selected(data_out_fifo_selected),
  .fifo_selected(data_out_fifo_selected),
Line 584... Line 589...
  .extended_mode(extended_mode),
  .extended_mode(extended_mode),
 
 
  /* output from can_bsp module */
  /* output from can_bsp module */
  .rx_idle(rx_idle),
  .rx_idle(rx_idle),
  .transmitting(transmitting),
  .transmitting(transmitting),
 
  .overjump_sync_seg(overjump_sync_seg),
  .last_bit_of_inter(last_bit_of_inter),
  .last_bit_of_inter(last_bit_of_inter),
  .set_reset_mode(set_reset_mode),
  .set_reset_mode(set_reset_mode),
  .node_bus_off(node_bus_off),
  .node_bus_off(node_bus_off),
  .error_status(error_status),
  .error_status(error_status),
  .rx_err_cnt({rx_err_cnt_dummy, rx_err_cnt[7:0]}),   // The MSB is not displayed. It is just used for easier calculation (no counter overflow).
  .rx_err_cnt({rx_err_cnt_dummy, rx_err_cnt[7:0]}),   // The MSB is not displayed. It is just used for easier calculation (no counter overflow).

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.