OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_9/] [bench/] [verilog/] [can_testbench_defines.v] - Diff between revs 13 and 16

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 13 Rev 16
Line 43... Line 43...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.5  2003/01/09 14:46:52  mohor
 
// Temporary files (backup).
 
//
// Revision 1.4  2003/01/08 02:09:44  mohor
// Revision 1.4  2003/01/08 02:09:44  mohor
// Acceptance filter added.
// Acceptance filter added.
//
//
// Revision 1.3  2002/12/28 04:13:53  mohor
// Revision 1.3  2002/12/28 04:13:53  mohor
// Backup version.
// Backup version.
Line 59... Line 62...
//
//
//
//
//
//
//
//
 
 
// Mode register
/* Mode register */
`define CAN_MODE_RESET                  1'h1    // Reset mode
`define CAN_MODE_RESET                  1'h1    /* Reset mode */
 
 
 
/* Bit Timing 0 register value */
 
`define CAN_TIMING0_BRP                 6'h1    /* Baud rate prescaler (2*(value+1)) */
 
`define CAN_TIMING0_SJW                 2'h2    /* SJW (value+1) */
 
 
 
/* Bit Timing 1 register value */
 
`define CAN_TIMING1_TSEG1               4'h4    /* TSEG1 segment (value+1) */
 
`define CAN_TIMING1_TSEG2               3'h3    /* TSEG2 segment (value+1) */
 
`define CAN_TIMING1_SAM                 1'h0    /* Triple sampling */
 
 
// Bit Timing 0 register value
/* Clock Divider register */
`define CAN_TIMING0_BRP                 6'h1    // Baud rate prescaler (2*(value+1))
`define CAN_CLOCK_DIVIDER_MODE          1'b0    /* 0 - Normal mode, 1 - Extended mode */
`define CAN_TIMING0_SJW                 2'h2    // SJW (value+1)
 
 
 
// Bit Timing 1 register value
 
`define CAN_TIMING1_TSEG1               4'h4    // TSEG1 segment (value+1)
 
`define CAN_TIMING1_TSEG2               3'h3    // TSEG2 segment (value+1)
 
`define CAN_TIMING1_SAM                 1'h0    // Triple sampling
 
 
 
// Clock Divider register
 
`define CAN_CLOCK_DIVIDER_MODE          1'h0    // 0 - Normal mode, 1 - Extended mode
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.