OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] [rtl/] [verilog/] [can_bsp.v] - Diff between revs 112 and 121

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 112 Rev 121
Line 48... Line 48...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.41  2003/07/18 15:23:31  tadejm
 
// Tx and rx length are limited to 8 bytes regardless to the DLC value.
 
//
// Revision 1.40  2003/07/16 15:10:17  mohor
// Revision 1.40  2003/07/16 15:10:17  mohor
// Fixed according to the linter.
// Fixed according to the linter.
//
//
// Revision 1.39  2003/07/16 13:12:46  mohor
// Revision 1.39  2003/07/16 13:12:46  mohor
// Fixed according to the linter.
// Fixed according to the linter.
Line 1997... Line 2000...
begin
begin
  if (rst)
  if (rst)
    bus_free_cnt_en <= 1'b0;
    bus_free_cnt_en <= 1'b0;
  else if ((~reset_mode) & reset_mode_q | node_bus_off_q & (~reset_mode))
  else if ((~reset_mode) & reset_mode_q | node_bus_off_q & (~reset_mode))
    bus_free_cnt_en <=#Tp 1'b1;
    bus_free_cnt_en <=#Tp 1'b1;
  else if (sample_point &  (bus_free_cnt==4'd10) & (~node_bus_off))
  else if (sample_point & sampled_bit & (bus_free_cnt==4'd10) & (~node_bus_off))
    bus_free_cnt_en <=#Tp 1'b0;
    bus_free_cnt_en <=#Tp 1'b0;
end
end
 
 
 
 
always @ (posedge clk or posedge rst)
always @ (posedge clk or posedge rst)

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.