OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] [rtl/] [verilog/] [can_fifo.v] - Diff between revs 124 and 130

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 124 Rev 130
Line 48... Line 48...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.23  2003/09/05 12:46:41  mohor
 
// ALTERA_RAM supported.
 
//
// Revision 1.22  2003/08/20 09:59:16  mohor
// Revision 1.22  2003/08/20 09:59:16  mohor
// Artisan RAM fixed (when not using BIST).
// Artisan RAM fixed (when not using BIST).
//
//
// Revision 1.21  2003/08/14 16:04:52  simons
// Revision 1.21  2003/08/14 16:04:52  simons
// Artisan ram instances added.
// Artisan ram instances added.
Line 149... Line 152...
  info_empty,
  info_empty,
  info_cnt
  info_cnt
 
 
`ifdef CAN_BIST
`ifdef CAN_BIST
  ,
  ,
  scanb_rst,
  mbist_si_i,
  scanb_clk,
  mbist_so_o,
  scanb_si,
  mbist_ctrl_i
  scanb_so,
 
  scanb_en
 
`endif
`endif
);
);
 
 
parameter Tp = 1;
parameter Tp = 1;
 
 
Line 175... Line 176...
output        overrun;
output        overrun;
output        info_empty;
output        info_empty;
output  [6:0] info_cnt;
output  [6:0] info_cnt;
 
 
`ifdef CAN_BIST
`ifdef CAN_BIST
input         scanb_rst;
input         mbist_si_i;
input         scanb_clk;
output        mbist_so_o;
input         scanb_si;
input [`CAN_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;       // bist chain shift control
output        scanb_so;
wire          mbist_s_0;
input         scanb_en;
 
wire          scanb_s_0;
 
`endif
`endif
 
 
`ifdef ALTERA_RAM
`ifdef ALTERA_RAM
`else
`else
`ifdef ACTEL_APA_RAM
`ifdef ACTEL_APA_RAM
Line 576... Line 575...
        .REN        (~fifo_selected),
        .REN        (~fifo_selected),
        .WEN        (~(wr & (~fifo_full)))
        .WEN        (~(wr & (~fifo_full)))
    `ifdef CAN_BIST
    `ifdef CAN_BIST
        ,
        ,
        // debug chain signals
        // debug chain signals
        .scanb_rst  (scanb_rst),
        .mbist_si_i   (mbist_si_i),
        .scanb_clk  (scanb_clk),
        .mbist_so_o   (mbist_s_0),
        .scanb_si   (scanb_si),
        .mbist_ctrl_i   (mbist_ctrl_i)
        .scanb_so   (scanb_s_0),
 
        .scanb_en   (scanb_en)
 
    `endif
    `endif
    );
    );
 
 
`ifdef CAN_BIST
`ifdef CAN_BIST
    vs_hdtp_64x4_bist info_fifo
    vs_hdtp_64x4_bist info_fifo
Line 601... Line 598...
        .REN        (1'b0),
        .REN        (1'b0),
        .WEN        (~(write_length_info & (~info_full) | initialize_memories))
        .WEN        (~(write_length_info & (~info_full) | initialize_memories))
    `ifdef CAN_BIST
    `ifdef CAN_BIST
        ,
        ,
        // debug chain signals
        // debug chain signals
        .scanb_rst  (scanb_rst),
        .mbist_si_i   (mbist_s_0),
        .scanb_clk  (scanb_clk),
        .mbist_so_o   (mbist_so_o),
        .scanb_si   (scanb_s_0),
        .mbist_ctrl_i   (mbist_ctrl_i)
        .scanb_so   (scanb_so),
 
        .scanb_en   (scanb_en)
 
    `endif
    `endif
    );
    );
 
 
    // overrun_info
    // overrun_info
    always @ (posedge clk)
    always @ (posedge clk)
Line 634... Line 629...
        .AW         (wr_pointer),
        .AW         (wr_pointer),
        .D          (data_in),
        .D          (data_in),
        .Q          (data_out),
        .Q          (data_out),
        .REN        (~fifo_selected),
        .REN        (~fifo_selected),
        .WEN        (~(wr & (~fifo_full))),
        .WEN        (~(wr & (~fifo_full))),
        .scanb_rst  (scanb_rst),
        .mbist_si_i   (mbist_si_i),
        .scanb_clk  (scanb_clk),
        .mbist_so_o   (mbist_s_0),
        .scanb_si   (scanb_si),
        .mbist_ctrl_i   (mbist_ctrl_i)
        .scanb_so   (scanb_s_0),
 
        .scanb_en   (scanb_en)
 
    );
    );
    art_hstp_64x4_bist info_fifo
    art_hstp_64x4_bist info_fifo
    (
    (
        .CLKR       (clk),
        .CLKR       (clk),
        .CLKW       (clk),
        .CLKW       (clk),
Line 650... Line 643...
        .AW         (wr_info_pointer),
        .AW         (wr_info_pointer),
        .D          (len_cnt & {4{~initialize_memories}}),
        .D          (len_cnt & {4{~initialize_memories}}),
        .Q          (length_info),
        .Q          (length_info),
        .REN        (1'b0),
        .REN        (1'b0),
        .WEN        (~(write_length_info & (~info_full) | initialize_memories)),
        .WEN        (~(write_length_info & (~info_full) | initialize_memories)),
        .scanb_rst  (scanb_rst),
        .mbist_si_i   (mbist_s_0),
        .scanb_clk  (scanb_clk),
        .mbist_so_o   (mbist_so_o),
        .scanb_si   (scanb_s_0),
        .mbist_ctrl_i   (mbist_ctrl_i)
        .scanb_so   (scanb_so),
 
        .scanb_en   (scanb_en)
 
    );
    );
`else
`else
    art_hsdp_64x8 fifo
    art_hsdp_64x8 fifo
    (
    (
        .CENA       (1'b0),
        .CENA       (1'b0),

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.